

Arbiter PUF: Uniqueness and Reliability Analysis Using Hybrid CMOS-Stanford Memristor Model

Tanvir Rahman

Dept. of EEE

BUET

Dhaka, Bangladesh

1906176@eee.buet.ac.bd

A.B.M. Harun-ur Rashid

Dept. of EEE

BUET

Dhaka, Bangladesh

abmhrashid@eee.buet.ac.bd

Abstract—In an increasingly interconnected world, protecting electronic devices has grown more crucial because of the dangers of data extraction, reverse engineering, and hardware tampering. Producing chips in a third-party manufacturing company can let hackers change the design. As the Internet of Things (IoT) proliferates, physical attacks happen more, and conventional cryptography techniques do not function well. In this paper, we investigate the design and assessment of PUFs using the Stanford Memristor Model, utilizing its random filament evolution to improve security. The system was built using 45nm CMOS technology. A comparison is made between CMOS-based and memristor-based Arbiter PUFs, evaluating their performance under temperature, voltage, and process variations. Intra- and inter-hamming distances are employed by Monte Carlo simulations to estimate uniqueness and reliability. The results show that memristor-based PUFs offer better reliability than CMOS-based designs, though uniqueness needs further improvement. Furthermore, this study sheds light on the reasonableness of memristor-based PUFs for secure applications in hardware security.

Index Terms—Hardware Security, Arbiter PUF, Stanford Memristor Model, Uniqueness, Reliability, Monte Carlo Simulation, Intra-HD, Inter-HD.

I. INTRODUCTION

Electronic devices, driving rapid technological evolution, have reshaped how we learn, work, and communicate. At their core, integrated circuits (ICs) enable this progress, but their growing complexity makes ensuring security and proper functionality a challenging task. Although challenging, we must remember its importance, as these devices ultimately store not only our personal information but also proprietary data, making them an attractive target for hackers [1]. Hardware security is a broad term referring to the use of hardware components to ensure security throughout all stages of the integrated circuit (IC) supply chain. This includes processes such as silicon semiconductor collection, IC design, specification, outsourcing of IPs/ICs, and the after-life cycle of an IC [2]. In the context of the Internet of Things (IoT), hardware security is advantageous. The IoT is defined as the use of smart computing devices to connect physical items over the internet [3]. Hardware vulnerability in the IoT sector includes IP design modification, insertion of malicious contents in the form of hardware Trojan, Side channel leakage, insecure tamper mechanism, PCB design modification, etc.

A. Physically Unclonable Function (PUF)

A Physical Unclonable Function (PUF) is a hardware security module that leverages the inherent physical characteristics of integrated circuits (ICs) to generate unique and unpredictable signatures. It functions as a one-way mechanism, where a specific output is produced from a given input, but the input cannot be deduced from the output. The fundamental concept behind PUF technology is the variation that occurs in an IC characteristic due to process variations during manufacturing. Due to intrinsic process variations, the length, width, oxide thickness, and doping levels of transistor devices can vary. Even when the same mask and manufacturing process are used, each integrated circuit (IC) is unique, resulting in normal manufacturing variability. As a result, the electrical characteristics of a transistor may slightly differ when fabricated on different devices [4]. PUFs exploit inherent manufacturing process variations to generate unique hardware identifiers, making them reproducible, unique, unclonable, one-way, unpredictable, and tamper-evident [5]. PUFs are categorized in two major groups based on the fabrication: Silicon and Non-Silicon PUFs. Optical PUFs, Paper PUFs, Acoustic PUFs [22], Magnetic PUFs, etc. are Non-Silicon PUFs. In Silicon PUFs, there are two classes: Delay-based PUFs (RO PUF, Arbiter PUF [23], etc.) and Memory-based PUFs (SRAM PUF [24], Flip Flop PUF, Butterfly PUF [25], etc.). The quality of a PUF is evaluated using specific metrics that determine its suitability for a given application. Two common metrics of the PUFs are the following [6]:

- **Uniqueness:** It represents the ability of a PUF to uniquely distinguish a particular chip among a group of chips of the same type. Hamming distance (HD) is used between a pair of PUF identifiers to evaluate uniqueness. If two chips, i and j ($i \neq j$), have n -bit responses, R_i and R_j respectively for the challenge C , the average inter chip HD among k chips is defined as:

$$\text{Uniqueness} = \frac{2}{k(k-1)} \sum_{i=1}^{k-1} \sum_{j=i+1}^k \frac{HD(R_i, R_j)}{n} \times 100\% \quad (1)$$

- **Reliability:** The reliability of the PUF captures how efficient a PUF is in reproducing the response bits. Intra-chip

Hamming Distance (HD) is determined among several samples of PUF response bits to evaluate it. To estimate the HD in the chip, an n -bit reference response R_i is extracted from chip i in normal operating conditions (at room temperature using normal supply voltage). The same n -bit response is extracted at different operating conditions (such as different ambient temperature or supply voltage), denoted as R'_i . A total of m samples of R'_i are collected. For chip i , the average intra-chip HD is estimated as follows:

$$HD_{\text{INTRA}} = \frac{1}{m} \sum_{t=1}^m \frac{HD(R_i, R'_{i,t})}{n} \times 100\% \quad (2)$$

Where $R'_{i,t}$ is the t -th sample of R'_i . HD_{INTRA} indicates the average number of unreliable PUF response bits. So, the reliability of a PUF can be defined as:

$$\text{Reliability} = 100\% - HD_{\text{INTRA}} \quad (3)$$

B. Memristor

Leon Chua, a circuit theorist, introduced the term “Memristor” in 1971 to describe the fourth fundamental circuit element. A memristor (short for memory resistor) is a nonlinear resistor with memory. Unlike resistors, capacitors, and inductors that define relationships between pairs of the four fundamental circuit variables (electric current (i), voltage (v), charge (q), and magnetic flux (ϕ)), memristors correlate charge and flux. Chua proposed this fourth circuit element, defined by a (ϕ - q) curve, as a two-terminal element providing a functional relationship between charge and flux, $d\phi = M dq$. When M is constant, memristance behaves like resistance in linear elements. However, when M varies with q , it results in a nonlinear element. A memristor, unlike a resistor, remembers its states or history. If memristor circuit is analogized to a hydraulic system, wire is like a pipe, current is water flowing in the pipe, voltage is the pressure controlling the water and memristor is like sand filter that catches sand as it flows through the water. Memristor can be viewed as two variable resistors in series, with resistances constant over the device’s length. If D is the total width of the device, the equivalent resistance of the device is given by:

$$R_{eq}(t) = \frac{w(t)}{D} \cdot R_{on} + \left(1 - \frac{w(t)}{D}\right) \cdot R_{off} \quad (4)$$

where R_{on} is the low resistance of the device if the entire device is doped, and R_{off} is the high resistance of the device if the entire device is undoped. The instantaneous value of $w(t)$ depends on the history of the applied voltage. High-resistance state (HRS) and low resistance state (LRS) are defined by undoped and doped part of the film inside the memristor. And these doping and undoping processes caused by wire formation with vacancy migration, are unpredictable which causes randomness [7].

C. Memristive Arbiter PUF

Memristors exhibit process variations, stochastic switching, and non-volatility. By using these properties, memristive

PUFs offer higher entropy, lower power consumption, smaller footprint, better resilience. Main criteria is geometry of the conductive filament within a device. It can switch from device-to-device to cycle-to-cycle due to the unpredictable nature of defect formation and elimination in the oxide material [21].

Several configurations of memristor-based implementations in Arbiter PUFs have been proposed by researchers to enhance performance. The authors of [8] introduced a challenge-dependent stage delay PUF consisting of two parallel memristor-based delay lines. Each stage in these delay lines is grounded through MOSFETs, which are controlled by two distinct challenge bits. At the end of the delay lines, a D flip-flop arbiter, initially set to logic 1, determines which of the two signals propagates faster through the circuit. In [9], the authors designed a PUF using a parallel string of memristors, modifying the previous architecture from [8]. They repositioned the CMOS challenge programming transistor from its original connection to the ground, placing it parallel to the memristors to enhance resistance against cryptanalysis attacks. The circuit functions in two phases: challenge application and response generation. During the challenge application phase, the control signal (Ctrl) remains high, preventing voltage buildup at the arbiter’s input terminals. In the response generation phase, Ctrl is set low, allowing voltage pulses to propagate through both delay paths. In [10], the number of response bits was increased by adding RS NAND latches. In [11], Teo et al. proposed an improved APUF similar to the one shown in [10] (except for the number of memristors per transistor and the number of challenge-response bits, e.g., 1-5 memristors per transistor and 8, 16, or 32-bit challenge to 4 or 8-bit response). They calculated the uniqueness, uniformity, and bit-aliasing of the improved APUF using SilTerra’s 180nm at 1.8V and 130nm at 1.2V, and the Biolek memristor model.

In this paper, we first presented the Stanford memristor model as the foundation for our design approach. We implemented a CMOS-memristor hybrid Arbiter PUF circuit, inspired by the architecture proposed in [9]. However, unlike [9], which utilizes the Biolek memristor model, our implementation adopts the Stanford model to capture more realistic device-level stochasticity. The Stanford model accounts for variations in both the tunneling gap and the conductive filament radius, which contribute to the intrinsic randomness essential for PUF functionality. These physical variations are harnessed in our proposed design, implemented using the GPDK 45 nm technology node within the Cadence Virtuoso environment.

The remainder of the paper is organized as follows: Section II describes the mathematical representation of the Stanford memristor model, design and implementation of the arbiter PUF, detailing the circuit schematic, specifications, and the design parameters used for variation estimation, considering both CMOS and memristor technologies. Section III provides a series of figures that illustrate the effects of variations on the response. Additionally, Monte Carlo simulations are presented, showing the distribution of the average response value under process variation and mismatch. Section IV analyzes the

results obtained from the study, focusing primarily on the key PUF metrics of reliability and uniqueness. The findings are analyzed in detail to assess the performance of the designed PUF. Additionally, a comparative analysis is conducted, where the obtained results are evaluated against those reported in existing research papers. Section V wraps up the study by summarizing the key findings and their importance. It also discusses the limitations of the work and areas that could be improved.

II. DESIGN

A. The Mathematical Representation of Stanford Model

The Stanford memristor model [12], developed by Li et al., captures key characteristics such as stochastic switching behavior, multi-level cell capability, switching voltage variation, and resistance distribution. $TiN/HfO_x/TiO_x/Pt$ bi-layer RRAM devices of 10 nm feature sizes were fabricated. Generation and recombination of oxygen vacancies in the oxide layer mainly maintain the conductive filament (CF) geometry. Tunneling gap distance (g) and CF radius (r) are the key control variables.

During the switching operation, the resistance of the conductive filament (CF) and the hopping current density within the gap both affect the voltage across the gap region. In the SET process, the CF undergoes growth in both length and radius. Conversely, during the RESET process, the release of O_2^- ions from the electrode and their subsequent recombination control the evolution of the CF. The conduction behavior of the RRAM cell is modeled based on two primary mechanisms: hopping conduction paths and metallic conduction paths. A key feature leveraged in the proposed PUF design is the random variation effect. Specifically, the variations in low resistance state (R_{LRS}) and high resistance state (R_{HRS}) arise from stochastic fluctuations in the CF radius (r) and the tunneling gap (g), respectively:

$$g = \int \left(\frac{dg}{dt} + \delta g \times \chi(t) \right) dt \quad (5)$$

$$r = \int \left(\frac{dr}{dt} + \delta r \times \chi(t) \right) dt \quad (6)$$

Here, $\chi(t)$ represents a zero-mean Gaussian sequence with a root mean square (RMS) value of unity. The parameters δg and δr denote the variation amplitudes, which are determined based on empirical device measurement data.

B. Design of Arbiter PUF

Mathew et al. [8] proposed a memristor-based delay PUF with two parallel delay lines, where each stage is grounded via MOSFETs controlled by challenge bits (Figure 1). Chatterjee et al. [9] enhanced this by repositioning the CMOS challenge transistor parallel to the memristors, improving resistance to cryptanalysis. We have adapted the circuit proposed in [9] to improve the security and achieve more stable PUF performance. The Biolek model is replaced by the Stanford model. Figure 2 shows the circuit. The circuit operation




Fig. 1. Memristor-based Arbiter PUF circuit proposed by Mathew et al. [8]




Fig. 2. Memristor-based Arbiter PUF for single response

consists of two main phases: reset and challenge-response. When $Reset = 1$, a reset is performed. Due to varying effective potential differences across each memristor, they are influenced by their individual device-level properties and settle into random resistance states. In the challenge-response phase, when $Ctrl = 1$, it prevents voltage accumulation at the arbiter's input. Current flows across all memristor-NMOS parallel combinations and each challenge affects memristor resistance effectively. When $Ctrl = 0$, voltage pulses travel along the delay paths, and response is produced according to the conventional PUF mechanism. Intra-chip HD (Hamming

TABLE I
DESIGN PARAMETERS AND NOMINAL VALUES USED FOR RELIABILITY EVALUATION

Design Parameter	Nominal Value
Temperature (CMOS)	27 °C
Temperature (Memristor)	27 °C
Supply Voltage	5 V

Distance) is required for reliability estimation. First, a reference response was obtained from the device under nominal operating conditions. We then regenerated the response under different operating conditions and computed the intra-HD between the two. Table I shows the design parameters and their nominal values used in reliability test. We used the Stanford memristor model in another circuit proposed in [10], where response bits are extracted from various stages in the delay paths. In this design, from 8-bit challenge, a 4-bit response is generated. The circuit is illustrated in Figure 3.

Uniqueness is estimated from nanoscale manufacturing process variations. From a circuit design perspective, these




Fig. 3. Memristor-based Arbiter PUF for multiple response

TABLE II
DESIGN PARAMETERS AND NOMINAL VALUES FOR SINGLE-RESPONSE
UNIQUENESS EVALUATION

	Design Parameter	Nominal Value
Memristor	Doped Length	3 nm
	Filament Length	3 nm
	Filament Width	0.5 nm
	Characteristics Tunneling Length	0.4 nm
	Gap Region Hopping Current Density	1×10^{13} A/m ²
CMOS	Process Corners (ff, fs, sf, ss)	tt

process variations are typically categorized into two main types: die-to-die variations and within-die variations [13]. Within-die variations occur among different circuit elements on the same die and can be categorized as either systematic or random. Systematic variations, with a radius of a few millimeters, arise from imperfections in the fabrication process and exhibit spatial correlation. Random variations, however, are non-systematic and result from factors such as random dopant concentration in transistors and gate oxide thickness variations. These are intrinsic to the silicon material and cannot be controlled. The radius of random variations is comparable to the size of individual devices, allowing each device to vary independently. These random variations are the primary source of unpredictable and unclonable responses in a PUF [14]. We utilized both memristor and CMOS device parameters to evaluate uniqueness. Table II shows the memristor and CMOS device parameters along with their nominal values used for a single response, while Table III summarizes the parameters for multiple responses.

TABLE III
DESIGN PARAMETERS AND NOMINAL VALUES FOR MULTIPLE-RESPONSE
UNIQUENESS EVALUATION

	Design Parameter	Nominal Value
Memristor	Adjacent Oxygen Vacancy Distance	0.25 nm
	Oxygen Atom Vibration Frequency	1×10^{13} Hz
	Average Active Energy for O Vacancy	0.7 eV
	Enhancement Factor in E_a , E_h	0.75 nm
	Characteristics Tunneling Length	0.4 nm
	Hopping Current Density	1×10^{13} A/m ²
	Initial Gap Region Length	3 nm
	Filament Length	3 nm
	Filament Width	0.5 nm
	Gap Distance Amplitude	4×10^{-5}
CMOS	Process Corners (ff, fs, sf, ss)	tt

III. RESULTS

It is mathematically derived through circuit analysis in [8] that the response for a given challenge \vec{C} is determined by the sign of a scalar product between two vectors, and is given by:

$$\text{Response} = -\text{sgn}(\vec{w}^T(\vec{C}) \cdot \vec{\Phi}) \quad (7)$$

where, we assume bipolar encoding for the response (i.e., logic-0 is represented by -1), and the vectors $\vec{w}(\vec{C})$ and $\vec{\Phi}$ are given by:

$$\vec{w}(\vec{C}) = \begin{pmatrix} \text{CMOS} \cdot \Delta M_1(\vec{C}) \\ \text{CMOS} \cdot \Delta M_2(\vec{C}) \\ \vdots \\ \text{CMOS} \cdot \Delta M_p(\vec{C}) \end{pmatrix} \quad (8)$$

$$\vec{\Phi} = \begin{pmatrix} n \\ n-1 \\ \vdots \\ 1 \end{pmatrix} \quad (9)$$

where, n is the number of challenge bits of the APUF; CMOS is the drain capacitance of each NMOS switch; and ΔM_i is the difference of resistances of the i -th memristors in the two (upper and lower) branches.




Fig. 4. Supply voltage effect on output signals




Fig. 5. Analog response value VS temperature (memristor)

Using the formula, we estimated the response value from plots. For the reliability test, the effects of temperature and supply voltage on the output response are shown. The variation of analog voltage values with these parameters is plotted. The effect of temperature has been considered for both CMOS- and memristor-based designs. Figures 4, 5, and 6 show the supply voltage effect on output signals, the analog response value vs. temperature (memristor), and the temperature effect on output signals (CMOS), respectively. It is evident from Figures 4 and




Fig. 6. Temperature (CMOS) effect on output signals

6 that a delay between the D input and the clock occurs due to variations in supply voltage and CMOS temperature. Although several similar plots exhibit this behavior, one representative example is shown in Figure 5 to illustrate how the analog response value from the D flip-flop changes under these variations for direct value prediction.




Fig. 7. Filament length effect on output signals




Fig. 8. Analog response value VS CMOS process corners

Response values for uniqueness were calculated using the same process. Figures 7 and 8 illustrate the effect of filament width on output signals and the variation of analog response values across CMOS process corners, respectively. Additional parameters such as hopping current density, X_t effect, filament width, filament length, and doped region length were also considered. As shown in Figure 8, each CMOS process corner (e.g., ss, sf, fs, ff, etc.) produces a distinct analog response. Similarly, for multiple-response analysis, responses were estimated by observing the output voltage while varying different parameters listed in Tables I and III.

To evaluate the statistical behavior of the proposed PUF configurations under process variations, Monte Carlo simulations were conducted using 350 samples. The analog response distributions were analyzed for both single-response and multiple-response PUF configurations, as illustrated in Figures 9 and 10, respectively. Histograms were plotted, where

the x-axis denotes the response values and the y-axis indicates the corresponding frequency of occurrence.




Fig. 9. Distribution of average analog response using Monte Carlo Simulation for 350 samples under CMOS process variation and mismatch




Fig. 10. Distribution of all average analog responses using Monte Carlo Simulation for 350 samples under CMOS process variation and mismatch

For the single-response PUF, the analog output exhibited a mean value of 2.75 with a standard deviation of 1.36, indicating a moderate spread in response values due to inherent circuit variations. In the case of the multiple-response PUF configuration, four distinct responses were analyzed. The mean values of these responses were 0.87, 0.76, 0.96, and 1.73, while the corresponding standard deviations were 0.006, 0.023, 0.039, and 0.047, respectively. These results suggest that the multiple-response configuration produces more tightly clustered outputs with lower variability compared to the single-response case, potentially contributing to improved response stability and distinguishability across different instances.

IV. DISCUSSION

The response values were estimated from the plots. Using Equation (1) for uniqueness and Equations (2) and (3) for reliability, the results are summarized in Table IV. Table V presents a comparison between this work and previously published studies.

TABLE IV
RELIABILITY AND UNIQUENESS OF PROPOSED PUF

	CMOS	Memristor (1res_1T1M)	Memristor (4res_1T1M_2Stage)	Memristor (4res_1T1M_4Stage)
Size	16 bits	8 bits	8 bits	16 bits
Reliability (%)	76.19	88.64	98.78	99.38
Uniqueness (%)	45.98	50.13	12.61	12.47

The results indicate that memristor-based PUFs exhibit superior reliability, achieving 98.78% for the two-stage design

TABLE V
COMPARISON BETWEEN THIS WORK AND OTHER PAPERS

	Year	Technology Design Environment	Topology	Memristor model	CRPs	No. of response bits	Uniqueness (%)	Reliability (%)
This work (Single response)	2025	Cadence gpd45	1res_1T1M APUF	Stanford	2^8	1	50.13	88.64
This work (Multiple responses)	2025	Cadence gpd45	4res_1T1M 4Stage APUF	Stanford	2^{16}	4	12.47	99.38
Chatterjee et al. [9]	2016	SPICE 45nm	1res_1T1M APUF	Biolek	2^8	1	51.06	99.25
Teo et al. [11]	2019	SilTerra 180nm	4res_1T1M 4Stage APUF	Biolek	2^{16}	4	49.338	-
Ge et al. [15]	2020	Altera	CPP-APUF	-	170K	1	51.06	99.67
Mursi et al. [16]	2021	Artix-7	CDC-XPUF	-	300M	1	17	97.5
Wisioł et al. [17]	2022	-	LP-PUF	-	$2^{(N/M)}$	1	46.15 (Suh et al. [23])	87.65
Sun et al. [18]	2021	-	SBC-PUF	Linear-ion	$2^N (N/2)^2$	1	50	-
		-	TBC-PUF	Linear-ion	2^N	1	50.1	-
		-	MA-PUF	Linear-ion	$2^{(N+2)}$	1	50.6	-
Cui et al. [19]	2020	Artix-7, Kintex-7	MMPUF	-	2^N	1	40.6	95

and 99.38% for the four-stage design, compared to 76.19% for CMOS-based implementations, particularly in multi-response configurations. However, the uniqueness of memristor-based designs is slightly lower, with values of 12.61% for the two-stage and 12.47% for the four-stage configurations. Furthermore, single response PUF exhibits about 88.64% of reliability and 50.13% of uniqueness. These findings suggest that memristor-based architectures offer a promising alternative for secure authentication applications, although further optimization is required to achieve a balance between uniqueness and reliability.

This study has been compared with existing research based on several key factors, including the technological design environment, circuit topology, memristor model, challenge-response pairs (CRPs), number of response bits, and key PUF metrics such as uniqueness and reliability. These comparisons are summarized in Table V.

V. CONCLUSION

This paper emphasizes the potential of memristor-based Physically Unclonable Functions (PUFs) compared to conventional CMOS designs, particularly in providing greater reliability in multi-response setups. Although the uniqueness is somewhat lower, this can be enhanced through further refinements in design. The research investigates how circuit architecture, technology design, and memristor models influence

crucial PUF metrics such as uniqueness and reliability. An innovative approach involves placing arbiters at various points along delay paths to increase resistance to attacks, and utilizes SR NAND latches instead of D flip-flops to minimize overhead. The Stanford memristor model, which features filament-based resistive switching and variability, is vital in enhancing randomness and unpredictability. In summary, the proposed design bolsters hardware-level security, presenting a scalable and efficient solution for secure hardware applications.

REFERENCES

- [1] M. Tehranipoor, N. Pundir, N. Vashistha, and F. Farahmandi, *Hardware Security Primitives*, Cham, Switzerland: Springer, 2022.
- [2] S. Akter, K. Khalil, and M. Bayoumi, "A survey on hardware security: Current trends and challenges," *IEEE Access*, vol. 11, pp. 77543–77565, 2023.
- [3] I. U. Din, M. Guizani, S. Hassan, B.-S. Kim, M. K. Khan, M. Atiquzzaman, and S. H. Ahmed, "The Internet of Things: A review of enabled technologies and future challenges," *IEEE Access*, vol. 7, pp. 7606–7640, 2019.
- [4] C. Herder, M.-D. Yu, F. Koushanfar, and S. Devadas, "Physical unclonable functions and applications: A tutorial," *Proceedings of the IEEE*, vol. 102, no. 8, pp. 1126–1141, 2014.
- [5] R. Maes and I. Verbauwhede, "Physically unclonable functions: A study on the state of the art and future research directions," in *Towards Hardware-Intrinsic Security*, Berlin, Germany: Springer, 2010, pp. 337.
- [6] A. Maiti, V. Gunreddy, and P. Schaumont, "A systematic method to evaluate and compare the performance of physical unclonable functions," in *Embedded Systems Design with FPGAs*, P. Athanas, D. Pnevmatikatos, and N. Sklavos, Eds. New York, NY, USA: Springer, 2013.

- [7] S. Lv, J. Liu, and Z. Geng, "Application of memristors in hardware security: A current state-of-the-art technology," *Advanced Intelligent Systems*, vol. 3, Jan. 2021.
- [8] J. Mathew, R. S. Chakraborty, D. P. Sahoo, Y. Yang, and D. K. Pradhan, "A novel memristor-based hardware security primitive," *ACM Transactions on Embedded Computing Systems*, vol. 14, no. 3, pp. 1–20, 2015.
- [9] U. Chatterjee, R. S. Chakraborty, J. Mathew, and D. K. Pradhan, "Memristor based arbiter PUF: Cryptanalysis threat and its mitigation," in *Proceedings of the 29th International Conference on VLSI Design*, Kolkata, India, 2016, pp. 535–540.
- [10] J. T. H. Loong, N. A. N. Hashim, and F. A. Hamid, "Memristor-based arbiter physically unclonable function (APUF) with multiple response bits," in *Proceedings of the IEEE Student Conference on Research and Development*, Kuala Lumpur, Malaysia, 2016, pp. 1–5.
- [11] J. T. H. Loong, N. A. N. Hashim, A. Ghazali, and F. A. Hamid, "Configurations of memristor-based APUF for improved performance," *Bulletin of Electrical Engineering and Informatics*, vol. 8, no. 1, pp. 74–82, 2019.
- [12] H. Li, Z. Jiang, P. Huang, Y. Wu, H.-Y. Chen, B. Gao, X. Liu, J. Kang, and H.-S. P. Wong, "Variation-aware, reliability-emphasized design and optimization of RRAM using SPICE model," in *Proceedings of the Design, Automation & Test in Europe Conference & Exhibition (DATE)*, Grenoble, France, 2015, pp. 1425–1430.
- [13] A. Mutlu, K. J. Le, M. Celik, D. Tsien, G. Shyu, and L. Yeh, "An exploratory study on statistical timing analysis and parametric yield optimization," in *8th International Symposium on Quality Electronic Design (ISQED'07)*, San Jose, CA, USA, 2007, pp. 677–684.
- [14] N. N. Anandakumar, M. S. Hashmi, and M. Tehranipoor, "FPGA-based physical unclonable functions: A comprehensive overview of theory and architectures," *Integration*, vol. 81, pp. 175–194, Nov. 2021.
- [15] W. Ge, S. Hu, J. Huang, B. Liu, and M. Zhu, "FPGA implementation of a challenge pre-processing structure arbiter PUF designed for machine learning attack resistance," *IEICE Electronics Express*, vol. 17, no. 2, pp. 1–6, 2020.
- [16] K. T. Mursi and Y. Zhuang, "Experimental examination of component differentially challenged XOR PUF circuits," *Journal of Physics: Conference Series*, vol. 1729, no. 1, Jan. 2021, Art. no. 012006.
- [17] N. Wisiol, "Towards attack resilient delay-based strong PUFs," in *Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust (HOST)*, McLean, VA, USA, Jun. 2022, pp. 5–8.
- [18] W. Sun, J. Lee, D. Kim, and Y. Choi, "A hardware security architecture: PUFs (Physical Unclonable Functions) using memristor," in *Proceedings of the IEEE Region 10 Symposium*, Jeju, South Korea, 2021, pp. 1–4.
- [19] Y. Cui, C. Gu, Q. Ma, Y. Fang, C. Wang, M. O'Neill, and W. Liu, "Lightweight modeling attack-resistant multiplexer-based multi-PUF (MMPUF) design on FPGA," *Electronics*, vol. 9, no. 5, pp. 1–21, 2020.
- [20] K. Khalil, K. Elgazzar, M. Seliem, and M. Bayoumi, "Resource discovery techniques in the Internet of Things: A review," *Internet of Things*, vol. 12, Dec. 2020, Art. no. 100293.
- [21] S. Yu, X. Guan, and H.-S. P. Wong, "On the stochastic nature of resistive switching in metal oxide RRAM: Physical modeling, Monte-Carlo simulation, and experimental characterization," in *Proceedings of the International Electron Devices Meeting*, Washington, DC, USA, 2011, pp. 17.3.1–17.3.4.
- [22] J.-L. Zhang, G. Qu, Y.-Q. Lv, and Q. Zhou, "A survey on silicon PUFs and recent advances in ring oscillator PUFs," *Journal of Computer Science and Technology*, vol. 29, no. 4, pp. 664–678, 2014.
- [23] G. E. Suh and S. Devadas, "Physical unclonable functions for device authentication and secret key generation," in *Proceedings of the 44th Design Automation Conference*, San Diego, CA, USA, 2007, pp. 9–14.
- [24] J. Guajardo, S. S. Kumar, G.-J. Schrijen, and P. Tuyls, "FPGA intrinsic PUFs and their use for IP protection," in *Proceedings of the Cryptographic Hardware and Embedded Systems Workshop*, 2007, vol. 4727, Springer, pp. 63–80.
- [25] S. S. Kumar, J. Guajardo, R. Maes, G. J. Schrijen, and P. Tuyls, "The butterfly PUF: Protecting IP on every FPGA," in *Proceedings of the IEEE International Workshop on Hardware Oriented Security and Trust (HOST)*, Anaheim, CA, USA, 2008, pp. 67–70.