Privacy-Preserving Runtime Verification

Thomas A. Henzinger¹ Mahyar Karimi¹ and K. S. Thejaswini¹

Institute of Science and Technology Austria, Klosterneuberg, Austria
 {tah,mahyar.karimi,thejaswini.k.s}@ista.ac.at

Abstract. Runtime verification offers scalable solutions to improve the safety and reliability of systems. However, systems that require verification or monitoring by a third party to ensure compliance with a specification might contain sensitive information, causing privacy concerns when usual runtime verification approaches are used. Privacy is compromised if protected information about the system, or sensitive data that is processed by the system, is revealed. In addition, revealing the specification being monitored may undermine the essence of third-party verification. In this work, we propose two novel protocols for the privacy-preserving runtime verification of systems against formal sequential specifications. In our first protocol, the monitor verifies whether the system satisfies the specification without learning anything else, though both parties are aware of the specification. Our second protocol ensures that the system remains oblivious to the monitored specification, while the monitor learns only whether the system satisfies the specification and nothing more. Our protocols adapt and improve existing techniques used in cryptography, and more specifically, multi-party computation.

The sequential specification defines the observation step of the monitor, whose granularity depends on the situation (e.g., banks may be monitored on a daily basis). Our protocols exchange a single message per observation step, after an initialisation phase. This design minimises communication overhead, enabling relatively lightweight privacy-preserving monitoring. We implement our approach for monitoring specifications described by register automata and evaluate it experimentally.

Keywords: Privacy-preserving verification \cdot Runtime verification \cdot Monitoring

1 Introduction

Recent advances have demonstrated that verification can be performed in a privacy-preserving manner spanning a variety of domains, including SAT solving [LJA⁺22], verifying resolution proofs [LAH⁺22], matching strings against regular expressions [LWS⁺24], and also model-checking specifications described by CTL formulas [JLAP20]. However, privacy-preserving verification often introduces significant computational overhead. This poses scalability challenges, particularly in real-world applications where the underlying systems involve an enormous number of states. In contrast, runtime verification [LS09,BFFR18]

focuses not on verifying the entire system but rather on monitoring specific outputs produced by the system during execution. This approach inherently involves smaller-scale data exchanges, making it a suitable candidate for privacypreserving methods.

Privacy and monitoring seem at odds. Monitoring typically involves verifying whether the execution trace of a system satisfies a given specification, which seemingly requires access to the system trace. Privacy, on the other hand, demands that protected information about the system remain undisclosed. Balancing these conflicting objectives presents a significant challenge, particularly in contexts where monitoring is essential but the underlying data is sensitive. This challenge arises in many real-world scenarios; a bank undergoing an audit may need to share data to demonstrate compliance, a hospital may need to report statistics to ensure adherence to healthcare standards, a self-driving car or metro system may be monitored for its operational safety. In each case, sharing protected IP or client data with a third-party monitor raises concerns about privacy. One possible solution is to allow the system to self-monitor by embedding the specification into the system and generating its own verification results. However, this approach lacks credibility in settings where third-party validation is crucial. For instance, if hospitals were entirely self-certified, the certificates would lack the impartiality needed to inspire public confidence. This necessitates a solution that allows third-party monitors to continuously and repeatedly verify whether a system complies with a given specification, all while obscuring the internals of the system and its data.

Hiding the system and its data is just a first step, but our need for privacy might not stop there. Sometimes, one might even need to hide the specification that a system is being monitored against. For motivation, we can again consider the domain of healthcare, where the runtime verification of traces satisfying specifications expressed in temporal logic has already been studied [JLK⁺16]. For instance, in the National Health Services (NHS) in England, hospital funding is tied to performance metrics, optimisation of which led many hospitals to restructure their operations [Cra17,Mea14]. Unfortunately, such restructurings resulted in extreme cases like the events at Mid-Staffordshire NHS Foundation Trust, where financial targets led to patient neglect [IF13]. This exemplifies Goodhart's Law: "When a measure becomes a target, it ceases to be a good measure," or, as an ex-NHS manager put it, "hitting the target but missing the point." Indeed any measure has a potential to become a target when gamifications are employed to achieve that target. To avoid such distortions, it is crucial to also develop protocols for monitoring that keep both the system/data and specification private, ensuring accurate and unbiased evaluation.

Cryptography. We use tools developed in cryptography to accomplish our privacypreserving algorithms in the settings described above. Our privacy-preserving monitoring algorithms rely on techniques from multi-party computation (MPC), studied since the 1980s [Yao82]. MPC allows two or more parties, who do not trust each other, to collaboratively compute a function on their private inputs without revealing these inputs to each other. Typically, MPC focuses on a "oneshot" setting, where the parties compute one or more outputs based on their inputs, but do so exactly once. We use a specific variant of MPC called private function evaluation (PFE), where one party owns a private function (a "secret circuit") along with a part of the input, while the other party holds the rest of the input to that function. The goal is to design a protocol that allows the function to be evaluated using the inputs of both parties securely: one or both parties can learn the result of the function on the input, but nothing else is revealed. Essentially, PFE enables computation as if the function owner shared their circuit and the other shared their input, without actually doing so.

Runtime verification, however, requires not a one-shot but a repeated evaluation process, whose granularity—called (observation) round—depends on the application. The performance of banks may be observed daily, hospitals monthly, autopilots and metro systems every second. Although most existing PFE protocols are designed for single-use computations, a few have been modified for efficient repeated use [MS13,BBKL19,LWY22]; however, these usually do not account for situations where the computation needs to be repeated many times, nor for maintaining internal states that are kept secret from all parties. Such reactive functionalities are important for monitoring systems, where internal states of the system (e.g., accumulated data or ongoing logs) and the monitor (for sequential specifications) need to remain hidden even across repeated interactions. Protocols that can be adapted to reactive functionalities using standard cryptographic techniques like secret sharing require at least as many message exchanges per round as Oblivious Transfer (cryptographic protocols in which a receiver is to obtain one of many messages from a sender without revealing their choice). which exchanges three messages [CSW20] and causes significant computational overhead.

Our contribution. We provide protocols that would aid a monitoring setup as show in Fig. 1. Implementing our protocols on the system's side, and monitor's side enables monitoring where only one message is sent per observation round, the specification is kept secret, and the observable outputs of the system are kept secret. Instead of using secret sharing to construct PFE protocols for reactive functionalities, we propose novel protocols designed specifically for monitoring safety properties. Our protocols send a single message per round from the system to the monitor, reducing computational cost while still ensuring privacy. The specification is given as a state machine with a next-state function that, in each round, updates the specification state based on an observation of the system. Additionally, the specification maintains a boolean output called *flag*. Our protocols ensure that the monitor learns about the monitored system only a single bit per round—the flag—which indicates whether or not the specification is satisfied for the prefix of the trace observed so far. In this way, the monitor can be convinced of the trace's correctness without knowing the input, output, nor internal state of the monitored system in any round, nor even the internal state of the specification itself.

We consider two security settings for which we provide privacy-preserving protocols for safety monitoring:

- 4 T. A. Henzinger, M. Karimi, and K. S. Thejaswini
- (a) [Open specification] The specification is not a secret and known to both parties.
- (b) [Hidden specification] The specification is a secret and known only to the monitor.

Note that in setting (a), the monitored system knows which of its parts (which system inputs, which system outputs, and which internal system states) are being looked at by the specification, while in setting (b) it does not. Hence setting (b) is particularly interesting for large systems being monitored against small specifications.

Our privacy-preserving protocols are obtained by first converting the specification into a boolean circuit that computes a next-state function along with the flag function. For setting (a), where the specification is not a secret, we produce a protocol that is a modification of the classic MPC protocol known as Yao's garbled circuits [Yao86,GMW87]. The intuition behind garbled circuits is that the monitored system encrypts each gate of the specification circuit and sends this encrypted value to the monitor. We modify the classical protocol to enable repeated computation while maintaining the secrecy of the specification state. For setting (b), where only the monitor knows the specification, inspired by recent advances in PFE, we provide novel protocols that compute reactive functionalities with low computational overhead. We build upon the seminal work of Katz and Malka [KM11] and the recent work of Liu, Wang, and Yu [LWY22], which has built on other PFE-related works [MS13,BBKL19]. Our protocols are designed so that the system sends only one message per round to the monitor. Although there is an initial setup phase that may involve multiple message exchanges, this is a one-time cost and does not affect the ongoing performance of the protocol during runtime. This is also helpful in monitoring situations where the hardware for bidirectional communication is unavailable.

We implemented our protocols to analyse the influence of several parameters involved in building such protocols. We use specifications described as register automata [GDPT13], which we convert to boolean circuits. Our experiments show the feasibility of our protocols when the circuit sizes are on the order of 10^5 for acceptable security parameters. Additionally, in our second protocol designed for hidden specifications, the time per round is influenced more by the size of the specification than by the size of the monitored system. This allows scalability to large system sizes as long as the specification remains small. Indeed, our protocol is significantly more scalable than those in recent related works [BMM⁺22,WMS⁺24] which, although similar in motivation, address fundamentally different problems in distinct settings.

Related works. Recent work on privacy-preserving verification has largely focused on static settings. A wide range of verification paradigms have also been shown to be amenable to cryptographic techniques: for example, verifying resolution proofs in zero knowledge [LAH⁺22], solving SAT formulas [LJA⁺22], matching strings against regular expressions [LWS⁺24], checking string and regular expression equivalence [KAAP25], and model-checking CTL specifications [JLAP20]. In contrast, our work targets runtime verification, where the system's data evolves dynamically and must be processed incrementally at each step.

With a similar motivation of monitoring specifications in a privacy preserving manner, Banno et al. [BMM⁺22], and later Waga et al. [WMS⁺24] provided algorithms for oblivious online monitoring for Linear Temporal Logic (LTL) specifications [Pnu77] and Signal Temporal Logic (STL) [MN04] specifications, respectively using Fully Homomorphic Encryption (FHE). Although at first glance Banno et al. and Waga et al. may appear to solve the same problem, the settings for ours and their problems are different. Their main objective is to ensure monitoring of specifications where the computation can be outsourced to a second party, or an external server. Further, in their setting, this server knows the specification, however learns neither the system's observable outputs, nor if the specification is satisfied. Only the system itself learns if the specification is satisfied.

Due to our focus on enabling privacy-preserving third-party monitoring, in our setting, it is imperative that the party that knows the specification (monitor) can also learn if this specification is being satisfied, but not the system's observable outputs. Their protocol would therefore not be an appropriate solution in our setting, since it cannot be modified to make the second party that knows the specification learn whether the specification is satisfied, without also learning the system's observable outputs. On the other hand, both the related works deal with malicious Systems—a setting our protocol does not extend to, and hence our protocols would not be a appropriate solution in their setting either.

In terms of specifications, their work handles specifications represented using temporal logic that is later converted into finite state automata. We highlight that we consider circuits to described our specifications, and this representation is general enough that it handles all sequential specifications, including LTL, STL, or finite state automata, much more succinctly.

Since our work and their work deal with different settings, it is not ideal to compare either work with each other directly. However, since certain specifications considered by them can be of interest to us and vice-versa, we run our protocols on their specifications and extrapolate the time taken by theirs on ours in Section 4, where we show that our protocol handles all specs in the work of Bano et al. $[BMM^+22]$ within a few hundred milliseconds.

Our protocols for privacy-preserving runtime verification draw inspiration from several works on two-party computation [GMW87,Yao82], and more specifically private function evaluation [KM11,MS13,BBKL19,LWY22]. Our Hidden Specification Protocol draws specifically on the recent work of Liu, Wang, and Yu [LWY22]. In their work they provide a way to repeatedly compute the same function several times under standard IND-CPA and DDH assumptions against *covert adversaries*, a more adversarial setting than ours. However, Liu et al's protocol does not allow for hiding an internal monitor state (reactive functionalities). $\mathbf{6}$



Fig. 1: The architecture of a system and a safety monitor with a privacypreserving protocol: (π_{Sys}, π_{Mon})

2 Privacy-preserving monitoring

We describe our setting under which we perform privacy-preserving monitoring. We assume that there are two parties: the System (S) and the Monitor (M). We assume the two parties are *semi-honest*, that is, they follow the protocol, but might examine the transcripts to learn more information, as opposed to malicious parties that deviate from the protocol to obtain information.

System's observables. We assume that the System holds data that is represented as a string that is s-bits long. The System's observable sequence is temporal, and therefore, at each round r, the data output by the System is represented by $\sigma[r]$, and we use σ to represent the ℓ -length sequence $\sigma[1], \ldots, \sigma[\ell]$ of data.

Monitor's input. The monitor has a monitorable specification $\Phi \subseteq (\{0,1\}^s)^{\omega}$. Although other monitoring specifications can be considered [BFFR18], we consider the most important ones: safety specifications [KKL+02]. We assume that the specification Φ is represented as a state machine, that is, it starts at a state represented by $\mu[1]$, and at every round r where the observable output of the System is $\sigma[r]$, the Monitor's state is updated by a *deterministic* function $\mu[r+1] = \text{nextstate}(\sigma[r], \mu[r])$. The Monitor has a function $\text{flag}(\sigma[r], \mu[r])$ that is 1 if a prefix is not in the specification, and 0 otherwise. We assume that such specifications are described as a circuit C that encodes both functions nextstate and flag. We call an *initialised circuit* as the pair of circuit and initial monitor state ($C, \mu[1]$).

Ideal settings. We describe the ideal settings with a trusted third party that our protocols must emulate. We describe two settings: one where the Monitor's specification (and therefore the circuit C representing it) is not private, and another where C is also kept private. If the specification is known to both parties, the Monitor hands over $\mu[1]$ to the trusted third party in the first round. If the specification is secret from the System, the Monitor also hands over C = (nextstate, flag). At every round r, the System hands over observable system output $\sigma[r]$ to this trusted third party. The trusted third party computes and returns $\tau[r] = \text{flag}(\mu[r], \sigma[r])$ and internally stores the value $\mu[r+1] = \text{nextstate}(\mu[r], \sigma[r])$. These two settings are described pictorially in Figs. 2 and 3.

A monitoring protocol. A monitoring protocol is a pair of instructions $\pi = (\pi_{Sys}, \pi_{Mon})$, one for the System and one for the Monitor, such that at each round r, the Monitor and the System send messages to each other as dictated by the protocol. A protocol has a round 0, which we refer to as the *setup phase*. Furthermore, in a fixed round, the only messages sent according to the protocol are from the System to the Monitor. The Monitor (optionally) responds with "proceed" or "terminate". We add the additional restriction of only one message per round of the monitoring protocol, since the process of monitoring needs to be relatively lightweight and not involve several exchanges within each round.

We first define the correctness of a monitoring protocol $\pi = (\pi_{Sys}, \pi_{Mon})$.

Definition 1 (Correctness of monitoring protocols with semi-honest parties). A protocol $\pi = (\pi_{Sys}, \pi_{Mon})$ is a correct monitoring protocol if for any specification described by an initialised circuit $(\mathcal{C}, \mu[1])$, System sequence σ , and security parameter n, the output of the Monitor computed in an execution of the protocol π is equal to the output of the Monitor in the ideal setting on the same inputs with high probability, that is, probability > $(1 - \frac{1}{n^d})$ for any fixed $d \in \mathbb{N}$.

Secure monitoring protocol. We define security of a monitoring protocol based on a comparison between the real and the ideal setting defined below.

Real view The view of the Monitor on protocol π , written as $\operatorname{view}_{\mathsf{Mon}}^{\pi}(x_M, \sigma, 1^n)$ for an execution of a protocol π on inputs x_M of the Monitor and System observable output sequence σ is defined as a tuple consisting of the Monitor's input, the internal random bits that were used, and the messages m_1, \ldots, m_{ℓ} received by the Monitor, during the protocol execution, where m_j is the j^{th} message.

Ideal view. The simulated or ideal view of the monitor on protocol π , written as $\mathcal{S}_{\mathsf{Mon},\pi}^{\mathsf{IDEAL}}(x_M,\sigma,1^n)$, is a transcript generated by a simulator $\mathcal{S}_{\mathsf{Mon}}$ (a probabilistic polynomial-time machine) that has access only to the inputs and outputs received by the Monitor in the ideal setting. We drop π from the subscript, if the protocol is clear from context. The view $\mathsf{view}_{\mathsf{Sys}}^{\pi}(x_M,\sigma,1^n)$ and the ideal view $\mathcal{S}_{\mathsf{Sys}}^{\mathsf{IDEAL}}$ of the System are defined in a similar way.

Definition 2 (Secure monitoring with semi-honest parties). A protocol $\pi = (\pi_{Sys}, \pi_{Mon})$ is a secure monitoring protocol without specification hiding for a specification represented by a circuit C if there are simulators (probabilistic polynomial time machines) S_{Mon} and S_{Sys} such that for any initial monitor states

 $\mu[1]$, System's observable sequences and security parameters $n \in \mathbb{N}$, we have

$$\begin{split} \left\{ \mathcal{S}_{\textit{Mon}}^{\textit{\rm IDEAL}}(\mu[1],\sigma,1^n) \right\}_{\mu[1],\sigma} &\stackrel{\circ}{\equiv} \left\{ \textit{view}_{\textit{Mon}}^{\pi}(\mu[1],\sigma,1^n) \right\}_{\mu[1],\sigma} \\ \left\{ \mathcal{S}_{\textit{Sys}}^{\textit{\rm IDEAL}}(\mu[1],\sigma,1^n) \right\}_{\mu[1],\sigma} &\stackrel{\circ}{\equiv} \left\{ \textit{view}_{\textit{Sys}}^{\pi}(\mu[1],\sigma,1^n) \right\}_{\mu[1],\sigma} \end{split}$$

A protocol $\pi = (\pi_{Sys}, \pi_{Mon})$ is a secure monitoring protocol with specification hiding if there are simulators (probabilistic polynomial time machines) S_{Mon} and S_{Sys} such that for all initialised circuits ($C, \mu[1]$), System observable sequence σ , and security parameters $n \in \mathbb{N}$, we have

$$\begin{split} \left\{ \mathcal{S}_{\textit{Mon}}^{\textit{IDEAL}}((\mathcal{C},\mu[1]),\sigma,1^n) \right\}_{(\mathcal{C},\mu[1]),\sigma} \stackrel{\mathrm{c}}{\equiv} \\ \left\{ \textit{view}_{\textit{Mon}}^{\pi}((\mathcal{C},\mu[1]),\sigma,1^n) \right\}_{(\mathcal{C},\mu[1]),\sigma} \stackrel{\mathrm{c}}{\equiv} \\ \left\{ \mathcal{S}_{\textit{Sys}}^{\textit{IDEAL}}((\mathcal{C},\mu[1]),\sigma,1^n) \right\}_{(\mathcal{C},\mu[1]),\sigma} \stackrel{\mathrm{c}}{\equiv} \end{split}$$

$$\{\operatorname{view}_{\operatorname{Sys}}^{\pi}((\mathcal{C},\mu[1]),\sigma,1^n)\}_{(\mathcal{C},\mu[1]),\sigma}.$$

Not that we use the symbol $\stackrel{\circ}{=}$ to denote the standard definition of computational indistinguishability [BM82]. We draw a pictorial representation of the ideal setting of a monitoring protocol. The simulator for each party resides in this is ideal setting, where each party has only the information it receives from the trusted third-party.



Fig. 2: Ideal setting with a trusted third party for monitoring where the specification is *not* a secret and circuit C is known to all.

3 Protocols for privacy-preserving monitoring

Warm up-Yao's garbling with one gate. The most fundamental tool used in secure two-party computation is attributed to Yao and was dubbed Yao's



Fig. 3: Ideal setting with a trusted third party for monitoring where the specification is a secret.

garbling by Goldreich, Micali, and Wigderson [GMW87]. We first describe a toy-version of the problem posed by Yao. Consider two parties A and B. Can we have a secure protocol where party A has two bits, and B wants to know the output of gate G computing a Boolean function over two bits, where gate G is known to both parties? Yao's garbling produces a simple solution to this as follows.

Party A starts by randomly generating strings of a fixed length L^0 , L^1 , R^0 , R^1 , S^0 and S^1 . The strings L^0 , L^1 correspond intuitively to each value 0 and 1 taken by the left input wire of the gate, respectively. Similarly R^0 and R^1 correspond to the values taken by the right input wire, and S^0 and S^1 to the output wire of the gate taking values 0 and 1, respectively. After the labelling step, Party A encrypts the label of the output of G using keys that correspond to the input. So, if party B had keys that corresponds to input (0, 1), then it can only open the output that would represent G(0, 1). More formally, party A calls a subroutine **encYao**_G that generates the garbled gate which consists of four cipher-texts as follows

$$\operatorname{encYao}_{G}\left([L^{0}, L^{1}], [R^{0}, R^{1}], [S^{0}, S^{1}]\right) \coloneqq \left\{\operatorname{Enc}_{L^{\alpha}, R^{\beta}}\left(S^{G(\alpha, \beta)}\right)\right\}_{\alpha, \beta \in \{0, 1\}} \quad (\$)$$

and sends it to party B, but the encrypted messages are sent in random order. That is, if gate G was an AND gate, then the garbled gate would be a random order of the elements $\{\operatorname{Enc}_{L^0,R^0}(S^0), \operatorname{Enc}_{L^1,R^0}(S^0), \operatorname{Enc}_{L^0,R^1}(S^0), \operatorname{Enc}_{L^1,R^1}(S^1)\}$. Party A also sends $\langle S^0, 0 \rangle$ and $\langle S^1, 1 \rangle$ to indicate to B that S^0 corresponds to bit 0 and S^1 to bit 1. If party A's input for the left and the right gate are $\ell, r \in \{0, 1\}$, then she also sends the random labels L^{ℓ} and R^r .

Party *B* then uses L^{ℓ} and R^{r} as keys to open the four ciphertexts; with very high probability, only one of the four will open, which corresponds to exactly $S^{G(\ell,r)}$. If $S^{G(\ell,r)} = S^{0}$, he concludes $G(\ell,r) = 0$, and 1 if $S^{G(\ell,r)} = S^{1}$.

Now, consider the same situation with a gate G over two bits, however, one bit of input is known to party A and the other bit is known to party B. Can we modify the above protocol to ensure that party B learns $G(\alpha, \beta)$ without learning α , where α is party A's input and β is party B's input?

Oblivious Transfer. The oblivious transfer functionality ensures that for two parties where one party, say party A, has two strings $x_0, x_1 \in \{0, 1\}^n$ and the other party, that is party B has one bit $\beta \in \{0, 1\}$, OT transfers the bit x_β to party B, without revealing to A the bit β , or the bit $x_{1-\beta}$ to party B. The functionality OT is defined as a functionality from $\{0, 1\}^{2n} \times \{0, 1\} \mapsto \{0, 1\}^n$, where $OT((x_0, x_1), \beta) = x_\beta$. Secure protocols for OT have been known since the 1980s, with the earliest forms proposed by Rabin [Rab81], and later improvements and alternative protocols by Killian [Kil88], and also by Bellare and Micali [BM89] and several others.

Using a protocol for the functionality Oblivious transfer (OT) as a subprotocol, we can now modify the previously described protocol for garbling circuits when party *B* holds bit β . The garbling protocol proceeds as follows. Party *A* similarly finds labels L^0, L^1, R^0, R^1, S^0 , and S^1 corresponding to 0 or 1 for the wires, and prepares the garbled gates as described in the previous step. After this, party *A* and party *B* run a protocol for Oblivious transfer where *A* has the labels for the input wire corresponding to *B*'s input β , say R_0 and R_1 , and *B* has the input bit. At the end of the OT protocol, *B* would receive R_{β} . Later, party *A* also sends L_{α} . This way, out of the four ciphertexts with the keys L_{α} and R_{β} , party *B* can only open the one ciphertext that contains the key $S^{G(\alpha,\beta)}$. He matches this string obtained with S^0 or S^1 , both received from *A*.

Yao's garbling with a circuit. Consider the same problem, however, instead of just a simple gate G, it is a circuit C that party B wants to use to evaluate on party A's input. Then for each wire W in the circuit, party A similarly prepares random keys to represent the value W^0 and W^1 . Whenever an output wire feeds into an input for a gate, party A uses the same random keys for the output and input wire. For each gate G in the circuit C, party A computes **encYao**_G using the corresponding gate's inputs and outputs wire labels. Party A further sends the labellings generated for the output wire along with whether they correspond to 0 or 1 to B and the input labels of the wires which correspond to her input.

Party B can use the keys corresponding to the input of party A and unlock the gates to learn the keys to the next gates in a bottom-up manner and work through the circuit until he obtains the keys corresponding to the output wires. Then party B can match the keys with the corresponding values sent by A. **Conventions and notations for protocols.** We describe our protocol for monitoring, which is a reactive functionality. Any description of a specification is converted into the circuit described below.

- Circuit size. Both the System and the Monitor agree that there are c many gates in the circuit C describing the specification. The circuit has s+m many inputs where the first m of the inputs correspond to the Monitor's state and the rest s to the System's input, which are the observable output. There are m+1 output wires.
- Circuit structure. We assume that every gate is a NAND gate with exactly two wires that feed in and one that feeds out. We often use the terms *left* and *right* feed-in wire to differentiate between such wires for a fixed gate. We assume that any wire that is an output of a gate that is also an output wire of the circuit C does not connect back to any feed-in wires.

Wires. As discussed, there are two kinds of wires: *feed-out* and *feed-in* wires. The idea is that feed-in wires *feed into a gate* and feed-out wires *feed out of a gate*. Every feed-out wire can be connected to zero or more feed-in wires, but every feed-in wire is connected to exactly one feed-out wire; for this matter, we also take every input wire to circuit C to be a feed-out wire.

Naming the wires. There are I = 2c feed-in wires (two feeding into each gate) and c + s + m feed-out wires (one feed-out wire for each gate, and s + m input wires of the circuit). We use $\iota_1, \iota_2, \ldots, \iota_I$, to represent the feed-in wires and use $\omega_1, \omega_2, \ldots, \omega_{c+s+m}$ to represent the feed-out wires. Among these feed-out wires, m+1 wires are circuit output wires and the other O = c + s - 1 feed-out wires are not circuit-output wires. The first m + s of the feed-out wires $\omega_1, \ldots, \omega_{m+s}$, represent the input wires to the circuit. The first m corresponds to the Monitor's input and the next s, the System's input to the protocol.

Gates. We call the c gates G_1, G_2, \ldots, G_c . The gate G_j has ι_{2j-1} as its left feedin wire and ι_{2j} as its right feed-in wire. For each $j \in \{1, \ldots, c\}$, the wire ω_{m+s+j} denotes the feed-out wire of gate G_j . The feed-out wires $\omega_{m+s}, \ldots, \omega_{O+m+1}$ denote the output wires of the circuit. Therefore, the last m + 1 feed-out wires of gates G_{c-m-1}, \ldots, G_c correspond exactly to the last m + 1 output wires $\omega_{O+1}, \ldots, \omega_{O+m+1}$, respectively. The output wires of the monitor state that are used for feed-back into the next round, are represented by $\omega_{O+1}, \omega_{O+2}, \ldots, \omega_{O+m}$ and the output wire corresponding to flag is represented by ω_{O+m+1} . See the black text in Fig. 4 for a pictorial representation of the names of the wires.

3.1 First protocol - Monitoring without specification hiding

We first provide a conceptually simpler protocol for when the specification and the circuit C representing it are known to both parties. The internal state computed by the circuit is still kept secret. The protocol is similar to Yao's garbling with a circuit described earlier. The main modification here is to reuse the labels

for the output wires from one round for the Monitor's state for the input component of the Monitor's state in the next round. This operation is described in line 2 of the protocol. To obtain the output, the Monitor uses the keys to unlock the circuits from bottom-up, similar to Yao's protocol.

Open Specification Protocol Secure monitoring without specification hiding

- **Require:** Both parties the Monitor and the System have circuit C as described and agree on a security parameter n. Additionally, the Monitor holds an m bit-string $\mu[1] = \mu_1[1] \cdot \mu_2[1] \cdots \mu_m[1]$ that correspond to the valuation of the initial state, and at each round r, the System holds a s-bit string $\sigma[r] = \sigma_1[r] \cdot \sigma_2[r] \dots \sigma_s[r]$ that corresponds to the current System state.
- **Ensure:** At round r, the Monitor learns *only* the last output bit of the circuit C on the string $(\sigma[r], \mu[r])$, and neither party learns the value of $\mu[r]$ for r > 1.
- 1: S : For all out-going wires ω_i other than the wires corresponding to the input of the Monitor, i.e., $i \in \{m + 1, \ldots, c + s + m\}$, the System generates two random strings $w_i^0[r]$ and $w_i^1[r]$ corresponding to it.
- 2: S: For the out-going wire ω_i that also correspond to the m input wires (for all $i \in \{1, \dots, m\}$), the System acts depending on round r:
 - for r = 1, the system chooses two string $w_i^0[1]$ and $w_i^1[1]$ uniformly at random, and
 - for r > 1, it reuses the labels of the feedback wires from the previous round i.e., $w_i^0[r] \leftarrow w_{O+i}^0[r-1]$ and $w_i^1[r] \leftarrow w_{O+i}^1[r-1]$.
- 3: S: For each in-going wire ι_i (for all $i \in \{1, \ldots, 2c\}$), the System assigns the labels from the output wire ω_j that is connected to it, i.e., $u_i^0[r] = w_j^0[r]$ and $u_i^1[r] = w_j^1[r]$ if the output wire ω_j is connected to the feed-in wire ι_i .
- 4: S: The System computes for each gate G_j , $\operatorname{enc} \mathbf{GG}_j[r]$ and sends the list $\operatorname{enc} \mathbf{GG}_j[r]$, the labels of the feed-in wires to open the gates for the values corresponding to each bit in $\sigma[r]$, that is, $w_1^{b_1}[r], \ldots, w_s^{b_s}[r]$ where $b_i = \sigma_i[r]$, and both the labels of the output flag bit w_{O+m+1}^0 and w_{O+m+1}^1 , and $\operatorname{enc} \mathbf{GG}_j[r]$ is

$$\mathbf{encGG}_{j}[r] = \mathbf{encYao}_{G_{j}} \begin{pmatrix} \begin{bmatrix} u_{2j-1}^{1}[r], u_{2j-1}^{1}[r] \end{bmatrix}, \\ \begin{bmatrix} u_{2j}^{0}[r], u_{2j}^{1}[r] \end{bmatrix}, \\ \begin{bmatrix} w_{m+s+j}^{0}[r], w_{m+s+j}^{1}[r] \end{bmatrix} \end{pmatrix}$$

5: S, M: For r = 1, the System also uses oblivious transfer to send the labels $w_1^{c_1}[1], \ldots, w_m^{c_m}[1]$ where c_i is the *i*th bit of $\mu[1]$ representing the Monitor input.

The following theorem shows that Open Specification Protocol is correct and secure, assuming that the encryption is secure under the chosen plaintext attack (CPA) (Assumption 2 [Bir11], in Appendix A).

Theorem 1. Assuming the chosen encryption **Enc** is secure under the CPA model and the oblivious transfer protocol is secure in the presence of semi-honest

^{6:} S: the Monitor ungarbles the circuit using previously obtained Monitor-state output labels and System's new labels to compute the Monitor-state and flag labels.

adversaries, Open Specification Protocol is a correct and secure monitoring protocol without specification hiding, when both parties are semi-honest, and the number of rounds is a fixed polynomial in the security parameter.

3.2 Second protocol - Monitoring with specification hiding



Fig. 4: Base labels: feed-out wires.

The challenge with designing a protocol where the circuit must also be hidden is that the System cannot come up with the labels for the gates in the circuit, since this requires that the System know the topology of the circuit. As a first step, since the topology of the circuit must be kept secret, we assume that the circuit contains only NAND gates. We provide a protocol, which is a modification of the protocol of Liu et al. [LWY22]. In our protocol, the Monitor helps the System to come up with the labellings for each gate and also obfuscates the topology of the circuit in this process. The Monitor does so by using a cyclic group \mathbb{G} of prime order q where the Decisional Diffie-Hellman (DDH) assumption holds. In a cyclic group, for any non-unitary element g, and for two values in $a, b \in \mathbb{Z}_q$, it holds that $(g^a)^b = (g^b)^a$.

The Monitor assigns base labels to the feed-out wire of each gate G using a randomly chosen element, say g_G , from the group \mathbb{G} . If the feed-out wire of the gate G connects to some feed-in wire, then the monitor randomly chooses exponent $t \in \mathbb{Z}_q$ for that feed-in wire and labels this wire using $(g_G)^t$.

More specifically, the Monitor selects the base labels using randomly generated group element g_i (represented in red in Fig. 4) for each feed-out wire ω_i . Then, for each feed-in wire ι_j , the Monitor also chooses an exponent t_j (represented in blue in Fig. 4). Finally, the Monitor computes and sends the base labels for each feed-in wire, as follows. For a gate G_i with feed-in wires ι_{2i-1}



Fig. 5: Base labels: feed-in wires

and ι_{2i} that are connected to feed-out wires from gates G_{ℓ} and G_r (as show in Fig. 5), the monitor uses as labels $g_{m+s+\ell}^{t_{2i-1}}$ and $g_{m+s+r}^{t_{2i}}$ as the base labels. Note that $g_{m+s+\ell}$ and g_{m+s+r} are the base-labels of the corresponding feed-out wires of gates G_{ℓ} and G_r .

The monitor sends three base labels for each gate: two for the feed-in wires and one for the feed-out. Roughly, the DDH assures that "random exponents of group elements" cannot be distinguished from "random group elements". Since DDH assumption holds, we can also show that given n group elements g_1, g_2, \ldots, g_n as well as some labels $g_{x_1}^{t_1}, g_{x_2}^{t_2}, \ldots, g_{x_n}^{t_n}$, the System cannot tell which of the $g_{x_i}^{t_i}$ s is obtained by exponentiating which of the g_i , thus successfully obfuscating the circuit topology.

Finally, the System uses these base labels to prepare the labels of the wires that correspond to 0 and 1. This is done by choosing one exponent to correspond to the value 0 and one exponent to correspond to 1, say α_0 and α_1 . For the base label g, the System would then label each $(g)^{\alpha_0}$ and $(g)^{\alpha_1}$ corresponding to bits 0 and 1, respectively. Feed-in wire labels are of the form $(g^t)^{\alpha_i}$, which is equal to $(g^{\alpha_i})^t$. So, by knowing the label g^{α_i} (obtained by opening a garbled gate, or from the message of the System), the Monitor can compute $(g^{\alpha_i})^t = (g^t)^{\alpha_i}$.

Therefore, the Monitor obtains the key to open future gates by simply exponentiating the label obtained from the ungarbling process of a preceding gate and exponentiating with an appropriate exponent t. The System, under the Decisional Diffie-Hellman (DDH) assumption stated below, cannot learn the topology only given such exponentiated group elements.

We show that our protocol is correct and secure under the DDH assumption over groups of prime order. Both message sizes and the time taken of our protocol is linear, that is, $\mathcal{O}(c + s + m)$, assuming the security parameter is a constant. Hidden Specification Protocol Secure monitoring with specification hiding

- Require: Similar to Open Specification Protocol, however, only the Monitor knows the specification circuit \mathcal{C} , but both parties agree on the number of gates c of the circuit, a security parameter n, and a group \mathbb{G} of order $q \in \Theta(2^n)$.
- **Ensure:** At round r, the Monitor learns only the last output bit of the circuit \mathcal{C} at round r, and neither party learns the value of $\mu[r]$ for r > 1, and the System does not learn \mathcal{C} .
- 1: Setup. Base labels of feed-out wires: (See Fig. 4)
 - a. The Monitor picks random group elements $g_i \in \mathbb{G}$ for each feed-out wire ω_i for $i \in \{1, \ldots, O\}$ and sends the list $[g_1, g_2, \ldots, g_O]$.
 - b. Further, the output wires, which correspond to the m feed-out wires $\omega_{O+1},\ldots,\omega_{O+m}$ are also given the (same) group elements g_1,g_2,\ldots,g_m , respectively. The final output wire computing flag is represented by ω_{O+m+1} and is not assigned a group element during setup phase.

BASE LABELS OF FEED-IN WIRES: (See Figs. 4 and 5)

- c. The Monitor further picks different exponents $t_i \xleftarrow{\$} \mathbb{Z}_q$ for each feed-in wire $i \in \{1, \dots, I\},$ and finds the map $\pi: \{1, \dots, I\} \mapsto \{1 \dots, O\}$ (chosen uniformly at random) such that $\pi(i) = j$ iff the feed-out wire ω_j connects to the feed-in wire ι_i .
- d. The Monitor then computes $\ell_i = g_{\pi(i)}^{t_i}$ for every $i \in \{1, \ldots, I\}$ and creates list $L = [\ell_1, \ell_2, \dots, \ell_I]$ and sends this list to the System. This assigns group element $g_{\pi(i)}^{t_i}$ to the feed-in wire.

2: Labelling wires at round $r \ge 1$

- e. For the first round, r = 1, the System picks random, distinct values $\alpha_{-}^{0}[r], \alpha_{-}^{1}[r] \xleftarrow{\$} \mathbb{Z}_{q}$. For subsequent rounds, $\alpha_{-}^{0}[r] \leftarrow \beta_{-}^{0}[r-1]$ and $\alpha_{-}^{1}[r] \leftarrow \beta_{-}^{0}[r-1]$ $\beta^1[r-1].$
- f. The System assigns values $w_i^0[r]$ and $w_i^1[r]$, which corresponds to the feedout wire ω_j having value 0 and 1, respectively, to the feed-out wires for all $j \in \{1, \dots, O\}, w_j^0[r] \leftarrow g_j^{\alpha^0[r]} \text{ and } w_j^1[r] \leftarrow g_j^{\alpha^1[r]}.$

For all rounds r, the System also selects random values $\beta^0[r], \beta^1[r] \stackrel{\$}{\leftarrow} \mathbb{Z}_q$ and it computes the label of the feed-out wires for $j \in \{O + 1, \dots, O + m\}$ as $w_j^0[r] = g_{j-O}^{\beta^0[r]}$ and $w_j^1[r] = g_{j-O}^{\beta^1[r]}$. For the feed-out wire ω_{O+m+1} representing the output of flag, it assigns

$$\begin{split} & w^0_{O+m+1}[r] \xleftarrow{\$} \mathbb{G} \text{ and } w^1_{O+m+1}[r] \xleftarrow{\$} \mathbb{G}. \\ & \text{The System labels the feed-in wires, for each } i \in \{1, \dots, I\}, \ u^0_i[r] = \ell_i^{\alpha^0[r]} \text{ and } u^1_i[r] = \ell_i^{\alpha^1[r]}. \end{split}$$

g. Proceed as in Steps 4., 5., and 6., in Open Specification Protocol, where the System garbles the gates and sends the desired keys, and Monitor ungarbles.

Assumption 1 (Decisional Diffie–Hellman assumption [Bon98,CV11]) In a cyclic group $\mathbb{G} = \langle g \rangle$ of prime order $q \in \Theta(2^k)$ for $n \in \text{poly}(k)$, where gis a generator for \mathbb{G} , the following probability distributions are computationally indistinguishable: (g^a, g^b, g^{ab}) , where a and b are uniformly and independently at random chosen from \mathbb{Z}_q , and (g^a, g^b, g^c) , where a, b and c are uniformly and independently at random chosen from \mathbb{Z}_q .

Theorem 2. Assuming that the chosen encryption **Enc** is secure under the CPA model, the DDH assumption on group \mathbb{G} holds, and the oblivious transfer protocol is secure in the presence of semi-honest adversaries, Hidden Specification Protocol is a correct and secure monitoring protocol with specification hiding when both parties are semi-honest, and the number of rounds is a fixed polynomial in the security parameter.

The proof of correctness of our theorem is a simulation based proof that constructs intermediate indistinguishable transcripts by substituting elements of the transcript with random group elements. A key result required to prove indistinguishability is a corollary of a lemma from the work of Naor and Reingold [NR04] that is an equivalent representation of the DDH assumption in our proofs, we prove the theorem. A similar lemma is also used in the work of Liu, Wang, and Yu [LWY22, Lemma 3].

Lemma 1 ([NR04, Lemma 4.4]). Assuming that the DDH assumption holds in a cyclic group $\mathbb{G} = \langle g \rangle$ of prime order $q \in \Theta(2^k)$ for $n \in \text{poly}(\kappa)$, given nrandomly chosen elements from the group $g_1, g_2, \ldots, g_n \stackrel{\$}{\leftarrow} \mathbb{G}$ and n + 1 randomly chosen exponents $a, a_1, a_2, \ldots, a_n \stackrel{\$}{\leftarrow} \mathbb{Z}_q$, we have that $(g_1^a, g_2^a, \ldots, g_n^a)$ is computationally indistinguishable from an n-tuple $(g_1^{a_1}, g_2^{a_2}, \ldots, g_n^{a_n})$.

4 Experimental Evaluation

To test the feasibility of our protocols for monitoring, we developed an experimental C++ prototype¹ and performed experiments to evaluate the following key questions.

- 1. How do the measured requirements of both protocols change under varying security parameters ($n \ge 1024$ would be industrial standard),
 - (a) in terms of time taken per round? (see Figs. 8 and 9)
 - (b) in terms of message sizes per round? (see Figs. 6 and 7)
- 2. When the specification size (c) is fixed, but the size of System observables data (s) is large, how much do these measurements change for Hidden Specification Protocol? (see Figs. 11 and 12)

To answer these questions, we consider the following experiment scenarios:

¹ This prototype is accessible online at https://github.com/mahykari/ppm.

1. An access control system (ACS) for an office building, where two types of employees, namely types A and B, enter or exit the building through a set of external doors. The ACS tracks the numbers of entries and exits for each type of employee and for each door. The Monitor keeps two variables cnt_A and cnt_B , where cnt_e denotes count of type-e employees currently in the building. At round r, for door i of the building, the Monitor receives input from the ACS, structured as follows: $entered_A^i[r]$, $exited_A^i[r]$, $entered_B^i[r]$, $exited_B^i[r]$. There are N doors, hence N such quadruples. Each $entered_e^i$ denotes the number of type-e employees who have entered through door i of the building since the last round; exited values have a similar definition.

Specification. Our specification for this system requires that the number of type A employees currently in the building is never less than type B employees; concretely, the flag function of the register machine activates if and only if $\operatorname{cnt}_A < \operatorname{cnt}_B$. Value of cnt_e updates with the following rule: $\operatorname{cnt}_e \leftarrow \operatorname{cnt}_e + \sum_i (\operatorname{entered}_e^i[r]) - \sum_i (\operatorname{exited}_e^i[r])$. Each number is an unsigned integer of fixed bit-width W. The monitor only keeps track of employee count per type and needs 2W bits for Monitor state, whereas the input of the ACS to each round takes 4NW bits.

To answer Question 2, we create another case where the ACS keeps track of the internal doors in the building as well (e.g., individual offices). We use N' to denote the number of internal doors. In this case, each ACS update takes 4(N+N')W bits, but the specification is still expressed over only 4NW bits.

2. The locks of a parallel program, where every lock has at most one 'user' at any given time. Each lock provides a lock() and unlock() interface, and all the locks are initially 'unlocked'. The Monitor keeps track of all lock states lock₁,...,lock_N, where N denotes the total number of locks in the system. Each lock_i can have value LOCK or UNLOCK. The Monitor, at round t, receives input from the lock system, structured as follows: request₁[t],...,request_N[t], where N denotes the number of locks, and each request can have value LOCK, UNLOCK, or SKIP.

Specification. The specification for this scenario requires that lock() or unlock() is never called twice in a row for any of the locks in the system. Concretely, at round r, we have: flag $\iff \bigvee_i (\text{request}_i[r] = \text{lock}_i)$. To update lock, we simply replace its value with $\text{request}_i[r]$. As the Monitor keeps track of all locks, it needs N bits for its state. Each request takes 2 bits to represent, and hence each update to the Monitor needs 2N bits.

Experiment results summary. To answer Question 1a, we plot the breakdown of execution times for Open Specification Protocol in Fig. 8 (scenario ACS), and Figs. 9 and 10 (scenarios ACS and locks) for Hidden Specification Protocol. For these cases, ACS only updates on external doors (i.e., N' = 0), and we select values for N among $\{10, 30\}$ and W among $\{16, 32\}$ to give us 4 different instances. For the Locks scenario, we consider the values $\{100, 300, 500, 1000\}$ for the parameter N. Open Specification Protocol relies only on random string generation instead of group operations and has symmetric garbling and ungarbling



Fig. 6: Message size vs gate count: Open Specification Protocol



Fig. 7: Message size vs gate count: Hidden Specification Protocol



Fig. 8: Timings for the ACS scenario: Open Specification Protocol.



Fig. 9: Timings for the ACS scenario: Hidden Specification Protocol.



Fig. 10: Timings for the Locks scenario: Hidden Specification Protocol.



Fig. 11: Timings for the ACS scenario, Hidden Specification Protocol; fixed specifications, increasing System observable output size.



Fig. 12: Message size ACS scenario: fixed specs, increasing System observable output size

phases and the round times are lower and more uniformly distributed between System and Monitor. In the Hidden Specification Protocol, time is mostly spent on the System side, since System performs more group operations than Monitor in the garbling process; as the security parameter increases, this difference becomes more visible. The superlinear growth of round times also conforms with the complexity of group operations.

Benchmark	Banno et al.	
	DFA Size	Time
MOD $(m = 500)$	500	${\sim}0.002~{\rm s}$
BGM (ψ_2) , REVERSE	2885376	$\sim 24 \text{ s}$
BGM (ψ_2) , BLOCK	11126	0.182 s
BGM (ψ_4) , REVERSE	N/A	time-out
BGM (ψ_4) , BLOCK	7026	$0.049 \mathrm{\ s}$
ACS (Fig. 9a)	$\geqslant 2^{32}$	10 hours (estimated)
LOCKS (Fig. 10a)	$\geq 2^{300}$	10^6 years (estimated)

Table 1: Monitoring latency of a single event in the protocol of Banno et al. [BMM⁺22]

Benchmark	Hidden Specification Protocol	
	Circuit Size	Time for $n = 1024$
MOD $(m = 500)$	146	0.30 s
BGM (ψ_2)	118	0.24 s
BGM (ψ_4)	89	0.23 s
ACS (Fig. 9a)	7127	18.94 s
LOCKS (Fig. 10a)	5700	19.96 s

Table 2: Monitoring latency of a single event in Hidden Specification Protocol

For Question 1b, we plot the breakdown of execution times for Open Specification Protocol in Fig. 6 and for Hidden Specification Protocol in Fig. 7. For the Locks scenario, we consider the values $\{100, 300, 500, 1000\}$ again for the parameter N that represents the number of locks. As expected, we only observe a linear correlation between message sizes and gate counts in both protocols.

Finally, for Question 2, we plot Figs. 11 and 12, which shows how round time increases with increasing sizes of System's observable data, while keeping "relevant" System input size fixed and again consider parameters of N and Wfrom {10, 30} and {16, 32}, respectively. However, to inflate System input size, we use increasing values for the parameter N' (no. of internal doors). Observe that the circuit size remains the same even while the specification considers increasing number of external doors. With the parameters we have used in our experiments, as System input increases, the time taken per round increases only marginally, as a result of the garbling phase's dominance in execution time (Fig. 11). The increase in message size is more observable, as one key is sent per each bit of the input (Fig. 12). However, even this growth is less steep than the growth of the message size when both circuit size and System observables are scaled proportionally as seen in Fig. 7.

We remark that all the monitoring latencies reported are for a single event rather than a trace.

As discussed in the related work section, the setting considered by Banno et al. [BMM⁺22] (and therefore also Waga et al [WMS⁺24]) is orthogonal to ours each protocol is tailored to its specific context and not directly applicable to the other. However, some of their specifications they describe might be relevant to our setting, and vice versa. Therefore, we evaluated our protocol on several of their specifications and, conversely, estimated the performance of their protocol on the ACS and locks scenarios from our work.

Banno et al. consider two scenarios: DFA that counts number of 1s in its input modulus m (MOD) and Blood Glucose Monitoring (BGM). They also have two protocols REVERSE and BLOCK. We implemented the specifications for each scenario with the *highest* reported monitoring latencies in their work for either REVERSE or BLOCK, with the same security parameter as Banno et al. (n = 1024). For these values, our protocols take time that is in the order of magnitude of 100 milliseconds. We remark that their experiments were run on Intel Xeon Silver (32 cores and 64 threads), a superior hardware to ours. These times are summarised in Table 1.

To test our specifications against their protocol, we also estimated the time taken by their protocol on the ACS and Locks scenarios we designed. However, our scenarios cannot be directly specified as LTL expressions over the observable output alone to be used directly as an input into their protocol, since our description language is more expressive than LTL specification. Since their protocols converts LTL specifications into DFAs, we considered the size of the smallest possible DFAs accepting the ACS and Locks scenarios to estimate the running time. We then extrapolated the monitoring latency on ACS and the locks scenario from the fact that their protocol is linear in the size of the DFA, and scale from the other DFA instances provided in their work. These times are summarised in Table 2.

For both Tables 1 and 2, we use the same notation as their paper to refer to the LTL specifications (ψ_2 and ψ_4) in their work, obtained originally from related work on runtime verification for artificial pancreas [CFMS15].

The sizes of the formula considered in the experiments conducted by Waga et al. [WMS⁺24] are similar in terms of DFA sizes to those considered by Banno et al., and we therefore only restrict our comparison to Banno et al's work. It is reasonable to expect that the monitoring latency of both Waga et al's protocols on these specifications would also be in the same order of magnitude.

Execution pipeline. We write each specification as a synthesisable Verilog module, which describes the nextstate and flag functions of our intended register machine. We then synthesise the equivalent circuit, which is what we will use throughout the protocol execution.

We spawn Monitor and System as separate processes that interact via message passing. Internally, we have modelled and implemented each party as a communicating transition system, with access to asynchronous communication channels. Each state of the transition system can perform read or write operations on a dedicated memory fragment. This design allows us to invoke a protocol within a protocol, as every state can internally keep track of the execution of another transition system, and proceed once the internal protocol is done. An example of this use case is our OT step in the initialisation phase of the Hidden Specification Protocol.

We use the GNU Multiple Precision Arithmetic (GMP) library for big-integer arithmetic, OpenSSL for hash functions, and ZeroMQ for asynchronous message passing. We also use the Yosys open synthesis suite for synthesising Boolean circuits from specifications. We pass a Verilog specification module to Yosys, with ABC [BM10] as synthesis back-end, to obtain a Boolean circuit equivalent, represented in the Berkeley logic interchange format (BLIF). Note that all optimisations on circuit size are also done by Yosys and ABC.

Cryptographic primitives. The DDH assumption holds in the quadratic residue group QR_q if q is a safe prime [Bon98]. We use groups QR_q in our protocols, with values of q defined in RFC 2409, 3526 [CH98,KK03]. The security parameter specifies the binary representation size of q. Similar to Huang et al. [HEKM11], we construct the symmetric encryption scheme for **EncYao** (see Eq. (\$)) using a hash function; precisely, for keys L and R and secret S, we have: $\operatorname{Enc}_{L,R}(S) = \operatorname{SHAKE-256}(L \parallel R) \oplus (S \parallel 1^{100})$, where $\cdot \parallel \cdot$ denotes string concatenation, and SHAKE-256 is an extendable-output hash function from the SHA-3 family; since group elements (hence, their representation) can be arbitrarily large, we needed a hash function with arbitrarily large output. Note that, contrary to the parametrised security level for the groups we use, SHAKE-256 has a fixed security level of 256 bits; however, this does not impose any practical vulnerabilities and, therefore, is practically secure. The 100-bit constant padding at the end of the secret is necessary for the decryption phase (gate un-garbling), to detect the correctly decrypted value. We use the simple OT protocol introduced by Bellare and Micali [BM89] in both protocols.

All experiments were run on a personal computer with an Intel Core i5-1235U processor, 16 GB of memory, running Linux Mint 21.3. Both System and Monitor processes were spawned in parallel, and bound to localhost for communication. We use a timeout of one hour per protocol round, excluding initialisations that take place only in the first round. As a source of true randomness, we periodically read from the file /dev/urandom; we buffer a fixed number of such values in program memory, in order to perform fewer file I/O operations.

Remark. Unlike Hidden Specification Protocol, which requires circuits with a single type of binary gate, Open Specification Protocol supports multiple gate types, enabling the use of optimised garbling techniques [ZRE15,App16]. Further, even Hidden Specification Protocolcan be made more efficient if the number of gates of each type is known to all, while still ensuring the circuit topology is not known. This opens potential avenues for optimisation. Additionally, our experiments showed a 50% average reduction in circuit size when ABC utilised all basic gates instead of only NAND gates, which could contribute to further speed-up.

5 Outlook

We took a first step toward privacy-preserving monitoring by proposing protocols that are correct and secure. Our experiments demonstrate an increase in both the message length and the protocol's overhead with respect to the security parameter, demonstrating a trade-off between privacy and efficiency.

While the levels of privacy provided by our protocols are sufficient for many real-world applications, they fall short of the requirements in highly privacysensitive settings. First of all, we only focus on cryptographic privacy in our work, and further, we only assume semi-honest parties in our current work. Extending these protocols to protect against actively malicious parties—those who intentionally deviate from the protocol—may be computationally expensive. A potential compromise is to consider *covert systems*, as proposed by Aumann and Lindell [AL10], where adversaries that deviate from the protocol are caught with a positive probability. For monitoring applications, repeated interactions increase the likelihood of catching cheating agents across multiple rounds, ultimately approaching probabilities close to 1.

Even for the setting of semi-honest parties, we believe that our protocol could be enhanced by optimising the number of gates that represent the specification (see Fig. 11). Heuristics can be employed to reduce circuit size, but an alternative approach is to relax the specifications—either in terms of soundness or completeness—depending on the specific requirements, to enable encoding with smaller circuits. Another direction to improve the performance of our protocols is to parallelise the protocols. The process of garbling gates is inherently parallelisable for both parties, particularly for the system. Similarly, the monitor's task of ungarbling can also be parallelised, with the primary bottleneck being the depth of the circuit. Consequently, finding circuits with lower depth, even if it means increasing the number of gates, could enable faster parallelised algorithms.

Our protocol works for specs described by register automata, or using Yosys. It would be future work to integrate it with state-of-the-art monitoring tools such as BeepBeep [BKH18], DejaVu [HPU18], or MONPOLY [BKZ17]. Lastly, our current protocols assume that the monitor and the monitored system are single entities, and that the monitor relies on a linear order of observations. Developing privacy-preserving monitoring protocols for scenarios where the system and monitor are distributed is an interesting research challenge.

Acknowledgments. This work is a part of project VAMOS that has received funding from the European Research Council (ERC), grant agreement No 101020093.

We thank anonymous reviewers for pointing us to related work $[BMM^+22]$ and for their valuable suggestions that improved this paper.

References

- AL10. Yonatan Aumann and Yehuda Lindell. Security against covert adversaries: Efficient protocols for realistic adversaries. J. Cryptol., 23(2):281-343, 2010. Benny Applebaum. Garbling xor gates "for free" in the standard model. App16.
- Journal of Cryptology, 29(3):552–576, Jul 2016.
- BBKL19. Muhammed Ali Bingöl, Osman Biçer, Mehmet Sabir Kiraz, and Albert Levi. An efficient 2-party private function evaluation protocol based on half gates. The Computer Journal, 62(4):598–613, 2019.
- BFFR18. Ezio Bartocci, Yliès Falcone, Adrian Francalanza, and Giles Reger. Introduction to Runtime Verification, pages 1–33. Springer International Publishing, Cham, 2018.
- Bir11. Alex Biryukov. Chosen Plaintext Attack, pages 205–206. Springer US, Boston, MA, 2011.
- **BKH18**. Mohamed Recem Boussaha, Raphaël Khoury, and Sylvain Hallé. Monitoring of security properties using beepbeep. In Abdessamad Imine, José M. Fernandez, Jean-Yves Marion, Luigi Logrippo, and Joaquin Garcia-Alfaro, editors, Foundations and Practice of Security, pages 160–169, Cham, 2018. Springer International Publishing.
- BKZ17. David A. Basin, Felix Klaedtke, and Eugen Zalinescu. The monpoly monitoring tool. In RV-CuBES, 2017.
- BM82. Manuel Blum and Silvio Micali. How to generate cryptographically strong sequences of pseudo random bits. In 23rd Annual Symposium on Foundations of Computer Science FOCS, pages 112–117. IEEE Computer Society, 1982.
- Mihir Bellare and Silvio Micali. Non-interactive oblivious transfer and ap-BM89. plications. In Gilles Brassard, editor, Advances in Cryptology - CRYPTO '89, 9th Annual International Cryptology Conference, volume 435 of Lecture Notes in Computer Science, pages 547–557. Springer, 1989.
- BM10. Robert Brayton and Alan Mishchenko. Abc: An academic industrialstrength verification tool. In Tayssir Touili, Byron Cook, and Paul Jackson, editors, Computer Aided Verification, pages 24-40, Berlin, Heidelberg, 2010. Springer Berlin Heidelberg.
- BMM⁺22. Ryotaro Banno, Kotaro Matsuoka, Naoki Matsumoto, Song Bian, Masaki Waga, and Kohei Suenaga. Oblivious online monitoring for safety LTL specification via Fully Homomorphic Encryption. In Computer Aided Verification - CAV, pages 447–468. Springer International Publishing, 2022.
- Bon98. Dan Boneh. The decision diffie-hellman problem. In Joe P. Buhler, editor, Algorithmic Number Theory, pages 48-63, Berlin, Heidelberg, 1998. Springer Berlin Heidelberg.
- CFMS15. Fraser Cameron, Georgios Fainekos, David M. Maahs, and Sriram Sankaranarayanan. Towards a verified artificial pancreas: Challenges and solutions for runtime verification. In Runtime Verification, pages 3-17. Springer International Publishing, 2015.

- CH98. David Carrel and Dan Harkins. The Internet Key Exchange (IKE). RFC 2409, November 1998.
- Cra17. S Michael Crawford. Goodhart's law: when waiting times became a target, they stopped being a good measure. *BMJ*, 359, 2017.
- CSW20. Ran Canetti, Pratik Sarkar, and Xiao Wang. Blazing fast of for threeround uc of extension. In *Public-Key Cryptography – PKC*, pages 299–327. Springer International Publishing, 2020.
- CV11. Ran Canetti and Mayank Varia. Decisional Diffie-Hellman Problem, pages 316–319. Springer US, Boston, MA, 2011.
- GDPT13. Radu Grigore, Dino Distefano, Rasmus Lerchedahl Petersen, and Nikos Tzevelekos. Runtime verification based on register automata. In Nir Piterman and Scott A. Smolka, editors, Tools and Algorithms for the Construction and Analysis of Systems - 19th International Conference, TACAS 2013, Held as Part of ETAPS, volume 7795 of Lecture Notes in Computer Science, pages 260–276. Springer, 2013.
- GMW87. O. Goldreich, S. Micali, and A. Wigderson. How to play any mental game. In Proceedings of the Nineteenth Annual ACM Symposium on Theory of Computing, STOC '87, page 218–229, New York, NY, USA, 1987. Association for Computing Machinery.
- Gol04. Oded Goldreich. The Foundations of Cryptography Volume 2: Basic Applications. Cambridge University Press, 2004.
- HEKM11. Yan Huang, David Evans, Jonathan Katz, and Lior Malka. Faster secure two-party computation using garbled circuits. In *Proceedings of the 20th* USENIX Conference on Security, SEC'11, page 35, USA, 2011. USENIX Association.
- HPU18. Klaus Havelund, Doron Peled, and Dogan Ulus. Dejavu: A monitoring tool for first-order temporal logic. In 2018 IEEE Workshop on Monitoring and Testing of Cyber-Physical Systems (MT-CPS), pages 12–13, 2018.
- IF13. Mid Staffordshire NHS Foundation Trust Public Inquiry and R. Francis. Report of the Mid Staffordshire NHS Foundation Trust Public Inquiry: Executive Summary. HC (Series) (Great Britain. Parliament. House of Commons). Stationery Office, 2013.
- JLAP20. Samuel Judson, Ning Luo, Timos Antonopoulos, and Ruzica Piskac. Privacy preserving CTL model checking through oblivious graph algorithms. In Jay Ligatti, Xinming Ou, Wouter Lueks, and Paul Syverson, editors, WPES'20: Proceedings of the 19th Workshop on Privacy in the Electronic Society, Virtual Event, USA, November 9, 2020, pages 101–115. ACM, 2020.
- JLK⁺16. Yu Jiang, Han Liu, Hui Kong, Rui Wang, Mohammad Hosseini, Jiaguang Sun, and Lui Sha. Use runtime verification to improve the quality of medical care practice. In *Proceedings of the 38th International Conference on* Software Engineering Companion, ICSE '16, page 112–121, New York, NY, USA, 2016. Association for Computing Machinery.
- KAAP25. John Kolesar, Shan Ali, Timos Antonopoulos, and Ruzica Piskac. Coinductive proofs of regular expression equivalence in zero knowledge, 2025.
- Kil88. Joe Kilian. Founding crytpography on oblivious transfer. In Proceedings of the Twentieth Annual ACM Symposium on Theory of Computing, STOC '88, page 20–31, New York, NY, USA, 1988. Association for Computing Machinery.
- KK03. Mika Kojo and Tero Kivinen. More Modular Exponential (MODP) Diffie-Hellman groups for Internet Key Exchange (IKE). RFC 3526, May 2003.

- KKL⁺02. Moonjoo Kim, Sampath Kannan, Insup Lee, Oleg Sokolsky, and Mahesh Viswanathan. Computational analysis of run-time monitoring: Fundamentals of java-mac1. *Electronic Notes in Theoretical Computer Science*, 70(4):80–94, 2002. RV'02, Runtime Verification 2002 (FLoC Satellite Event).
- KM11. Jonathan Katz and Lior Malka. Constant-round private function evaluation with linear complexity. In Advances in Cryptology - ASIACRYPT 2011 -17th International Conference on the Theory and Application of Cryptology and Information Security, volume 7073 of Lecture Notes in Computer Science, pages 556–571. Springer, 2011.
- LAH⁺22. Ning Luo, Timos Antonopoulos, William R. Harris, Ruzica Piskac, Eran Tromer, and Xiao Wang. Proving UNSAT in zero knowledge. In *Proceedings* of the 2022 ACM SIGSAC Conference on Computer and Communications Security, CCS, pages 2203–2217. ACM, 2022.
- LJA⁺22. Ning Luo, Samuel Judson, Timos Antonopoulos, Ruzica Piskac, and Xiao Wang. ppsat: Towards two-party private SAT solving. In Kevin R. B. Butler and Kurt Thomas, editors, 31st USENIX Security Symposium, USENIX Security 2022, Boston, MA, USA, August 10-12, 2022, pages 2983–3000. USENIX Association, 2022.
- LP09. Yehuda Lindell and Benny Pinkas. A proof of security of Yao's protocol for two-party computation. J. Cryptol., 22(2):161–188, 2009.
- LS09. Martin Leucker and Christian Schallhart. A brief account of runtime verification. The Journal of Logic and Algebraic Programming, 78(5):293–303, 2009. The 1st Workshop on Formal Languages and Analysis of Contract-Oriented Software (FLACOS'07).
- LWS⁺24. Ning Luo, Chenkai Weng, Jaspal Singh, Gefei Tan, Mariana Raykova, and Ruzica Piskac. Privacy-preserving regular expression matching using TNFA. In Computer Security - ESORICS 2024 - 29th European Symposium on Research in Computer Security, volume 14983 of Lecture Notes in Computer Science, pages 225–246. Springer, 2024.
- LWY22. Yi Liu, Qi Wang, and Siu-Ming Yiu. Making private function evaluation safer, faster, and simpler. In Goichiro Hanaoka, Junji Shikata, and Yohei Watanabe, editors, *Public-Key Cryptography – PKC 2022*, pages 349–378, Cham, 2022. Springer International Publishing.
- Mea14. Alex Mears. Gaming and targets in the English NHS. Universal Journal of Management, 2:293–301, 09 2014.
- MN04. Oded Maler and Dejan Nickovic. Monitoring temporal properties of continuous signals. In Formal Techniques, Modelling and Analysis of Timed and Fault-Tolerant Systems, pages 152–166. Springer, 2004.
- MS13. Payman Mohassel and Seyed Saeed Sadeghian. How to hide circuits in MPC an efficient framework for private function evaluation. In Advances in Cryptology - EUROCRYPT 2013, 32nd Annual International Conference on the Theory and Applications of Cryptographic Techniques, 2013, volume 7881 of Lecture Notes in Computer Science, pages 557–574. Springer, 2013.
- NR04. Moni Naor and Omer Reingold. Number-theoretic constructions of efficient pseudo-random functions. J. ACM, 51(2):231–262, mar 2004.
- Pnu77. Amir Pnueli. The temporal logic of programs. In 18th Annual Symposium on Foundations of Computer Science, Providence, Rhode Island, USA, 31 October - 1 November 1977, pages 46–57. IEEE Computer Society, 1977.

- Rab81. M. Rabin. How to exchange secrets by oblivious transfer. Technical report, Technical Report Tech. Memo TR-81, Aiken Computation Laboratory, 1981.
- WMS⁺24. Masaki Waga, Kotaro Matsuoka, Takashi Suwa, Naoki Matsumoto, Ryotaro Banno, Song Bian, and Kohei Suenaga. Oblivious monitoring for discretetime STL via fully homomorphic encryption. In *Runtime Verification - 24th International Conference, RV*, volume 15191 of *Lecture Notes in Computer Science*, pages 59–69. Springer, 2024.
- Yao82. Andrew Chi-Chih Yao. Protocols for secure computations (extended abstract). In 23rd Annual Symposium on Foundations of Computer Science, pages 160–164. IEEE Computer Society, 1982.
- Yao86. Andrew Chi-Chih Yao. How to generate and exchange secrets. In 27th Annual Symposium on Foundations of Computer Science (SFCS 1986), pages 162–167, 1986.
- ZRE15. Samee Zahur, Mike Rosulek, and David Evans. Two halves make a whole. In Advances in Cryptology - EUROCRYPT 2015, pages 220–250, Berlin, Heidelberg, 2015. Springer Berlin Heidelberg.

A Proof of correctness and security of Open Specification Protocol

Theorem 1. Assuming the chosen encryption **Enc** is secure under the CPA model and the oblivious transfer protocol is secure in the presence of semi-honest adversaries, Open Specification Protocol is a correct and secure monitoring protocol without specification hiding, when both parties are semi-honest, and the number of rounds is a fixed polynomial in the security parameter.

The proof that follows is similar to the detailed and comprehensive proof of Yao's protocol [LP09] and we modify it for our case. Further, we can use sequential composition theorems for semi-honest models [Gol04, Theorem 7.3.3] to simplify our proofs, however to make this self-contained, we instead use the fact that there are secure oblivious transfer protocols, which yield a simulator that can produce an indistinguishable transcript for both parties. We formally state the CPA assumption here.

Assumption 2 (Security under chosen plaintext attack (CPA) [Bir11]) A

private-key encryption scheme Enc = (G, E, D) is secure under CPA if it has indistinguishable encryptions in the presence of nonuniform adversaries in which the adversary has the ability to choose plaintexts and view their corresponding encryptions.

Simulating the view of the Monitor

We always assume that we use a sequential secure implementation of the oblivious transfer protocol, which means that there are simulators $S_{\text{Monitor}}^{\text{OT}}$ and $S_{\text{System}}^{\text{OT}}$, that can simulate the view of the oblivious transfer protocol that are indistinguishable from a real simulation of the System or the Monitor respectively.

Some intuition. Our simulator picks only one random string per wire instead of the two random strings corresponding to 0 and 1 as in the protocol. During the garbling process, this one random string is encrypted using the labels of the feed-in wires, along with two other fake labels generated for the feed-in wire. For example, if the labels were L^0, L^1 , for the left feed-in wires R^0, R^1 , for the right feed-in wires and S^0, S^1 for the feed-out wires, and the gate being garbled was an AND gate, then the garbled gates would be a random ordering of the four elements

$$\{\operatorname{Enc}_{L^0,R^0}(S^0), \operatorname{Enc}_{L^1,R^0}(S^0), \operatorname{Enc}_{L^0,R^1}(S^0), \operatorname{Enc}_{L^1,R^1}(S^1)\}.$$

However, the simulator first creates only labels L, R, S for a gate. Later, for each gate it also creates some random labels L' and R' to produce the set of four cipher texts

$$\{\operatorname{Enc}_{L,R}(S),\operatorname{Enc}_{L',R}(S),\operatorname{Enc}_{L,R'}(S),\operatorname{Enc}_{L',R'}(S)\}$$

(irrespective of the gate is AND, OR, or NAND) used. This is the crux of the simulator. We describe formally a simulator of the view of the Monitor and prove indistinguishability below.

Definition of the simulator S_M . The simulator, at round $r \ge 1$, computes the following messages as the messages sent by the System during the protocol.

- 1. For each feed-out wire ω_i that does not correspond to Monitor input wires, that is, for $i \in \{m+1, \ldots, c+s+m\}$, the simulator picks one random string $w_i[r]$.
- 2. For feed-out wires ω_i , when that correspond to the input wires, that is, $i \in \{1, \ldots, m\}$
 - (a) for round r = 1, the simulator also picks randomly w_i for feed-out wires that correspond to the Monitor-input.
 - (b) for subsequent rounds, where r > 1, and for the output wires, the simulator instead selects labels from previously selected values, that is, w_i[r] ← w_{O+i}[r - 1].
- 3. For feed-in wire ι_i , that is, $i \in \{1, \ldots, 2c\}$, the simulator assigns $u_i[r] = w_j[r]$, where output wire ω_j is connected to input wire ι_i . Further, the simulator also generates $u'_i[r]$, a random string, for each feed-in wire ι_i .
- 4. Finally, the simulator computes the garbled gates for each gate $j \in \{1, \ldots, c\}$, that is,

$$\mathbf{encGG}_{j} = \mathbf{encYao} \begin{pmatrix} \begin{bmatrix} u_{2j-1}[r], u'_{2j-1}[r] \end{bmatrix}, \\ \begin{bmatrix} u_{2j}[r], u'_{2j}[r] \end{bmatrix}, \\ \begin{bmatrix} w_{m+s+j}[r], w_{m+s+j}[r] \end{bmatrix} \end{pmatrix}$$

and uses $\operatorname{enc} \mathbf{GG}_j$ for all $j \in \{1, \ldots, c\}$ as the message from the System to the Monitor. The simulator sends at each step the keys w_1, \ldots, w_s as the keys corresponding to the input wires. The simulator also sends the values $w_{O+m+1}[r]$ and a value $w'_{O+m+1}[r]$ randomly generated value such that $w_{O+m+1}[r]$ corresponds to the output wire. That is, if it was asked to TERMINATE in the ideal setting, then $w_{O+m+1}[r]$ is sent in the place of the label corresponding 0, and otherwise $w_{O+m+1}[r]$ is sent in the place of the label corresponding to bit 1.

5. For r = 1, and for each $i \in \{1, ..., m\}$, the simulator runs as a subroutine a simulator $S_{\text{Monitor}}^{\text{OT}}(w_{s+i}^{b_i}[1], b_i)$ for a secure OT-functionality protocol where b_i corresponds to the i^{th} bit in the Monitor state $\mu[1]$.

Indistinguishability of Simulator and view of Monitor. We first write a short hand to represent the real as well as the simulated views of the Monitor. Simulated view of Monitor.

- We will write $\overline{\mathbf{Garble}}_{\mathcal{C}}[r]$ to refer to the garbled gates generated by the simulated as generated in Step 4 of the simulator.
- We refer to using \bar{M}_i^{OT} , the view of the Monitor of the oblivious transfer protocol using simulator $S_{\text{Monitor}}^{\text{OT}}(u_j^{b_i}[1], b_i)$ where b_i is the i^{th} bit in the Monitor state $\mu[1]$.

- We write $\overline{\mathbf{Keys}}[r]$ to represent

$$(\bar{w}_1[r],\ldots,\bar{w}_s[r],\bar{w}_{O+m+1}^0[r],\bar{w}_{O+m+1}^1[r])$$

which are the list of labels for the input wires and the two labels for the distinguished output wire for round r, where the input wires described by the simulator are $\bar{w}_i[r]$ for each $i \in \{1, \ldots, s\}$ and the two distinguished output wires using generated by the simulator as $\bar{w}_{O+m+1}^0[r]$ and $\bar{w}_{O+m+1}^1[r]$. The overline is added to enable distinction from the real view.

Therefore, the simulated view is written as $(\mu[1], \bar{r}_M, J[1], J[2], \ldots, J[\ell])$ where \bar{r}_M is the random seed and for round r = 1,

$$J[1] = \left(\overline{\mathbf{Garble}}_{\mathcal{C}}[1], \overline{\mathbf{Keys}}[r], \bar{M}_1^{\mathtt{OT}} \dots, \bar{M}_m^{\mathtt{OT}}\right)$$

which consists also of messages for the messages received during the oblivious transfer protocol, and later rounds only consists of the garbled circuit and the labels for the feed-out wires where for round $r \ge 2$, we have

$$J[r] = (\overline{\mathbf{Garble}}_{\mathcal{C}}[k], \overline{\mathbf{Keys}}[r])$$

Real view of Monitor. Recall that the distribution of the real protocol would consist of the input of the Monitor $\mu[1]$, the input of the random tape r_M and the messages m_i received during the protocol, the messages K[i], the messages sent during round i.

Therefore, the view of the Monitor is $(\mu[1], r_M, K[1], K[2], \ldots, K[\ell])$ if there are ℓ rounds.

We refer to by $\mathbf{Garble}_{\mathcal{C}}[r]$, the set of garbled gates of circuit C as generated during an real execution of the protocol. Similarly, we write $\mathbf{Keys}[r]$ to represent

$$\left(w_1^{\sigma_1[1]}[1],\ldots,w_s^{\sigma_s[1]}[1],w_{O+m+1}^0[1],w_{O+m+1}^1[1]\right),$$

where $\sigma[r]$ is the input of the system on the round r and $\sigma_i[1]$ corresponds to the i^{th} bit of this input. This corresponds to the list of keys corresponding to the labels of the input wires of the System as well as the two output labels for the distinguished output wire.

For round r = 1,

$$K[1] = (\mathbf{Garble}_{\mathcal{C}}[1], \mathbf{Keys}[1], M_1^{\mathsf{OT}} \dots, M_m^{\mathsf{OT}}).$$

Notice that the first round consists also of messages for the messages received during the oblivious transfer protocol, and later rounds only consists of the garbled circuit and the labels for the feed-out wires. Therefore, for round $r \ge 2$, we have

$$K[r] = (\mathbf{Garble}_{\mathcal{C}}[k], \mathbf{Keys}[r])$$

where $\mathbf{encGG}_i[r]$ is the encrypted message consisting of four cipher texts generated by garbling the labels for the feed-in and feed-out wires of gate G_i .

33

We wish to show

$$(\mu[1], \bar{r}_M, J[1], J[2], \dots, J[\ell]) \stackrel{\circ}{=} (\mu[1], r_M, K[1], K[2], \dots, K[\ell]).$$

We proceed in steps, where we can show $\overline{\mathbf{Garble}}_{\mathcal{C}}[i] \stackrel{\circ}{\equiv} \mathbf{Garble}_{\mathcal{C}}[i]$ for all *i*, and later combined with the indistinguishability of the views in the oblivious transfer protocol, we get our desired result.

Indistinguishability of garbled circuit and simulated garbled circuit. We first show that garbled circuit and the one generated by the simulator are indistinguishable. This is a standard argument of Yao's protocol, and therefore, we only give an overview.

Since each garbled gate j consists of an encryption of the same key w_{m+s+j} for any pair of keys for all four combinations of the input keys $[u_{2j-1}[r], u'_{2j-1}[r]]$, and $[u_{2j}[r], u'_{2j}[r]]$ associated with the input wires. We fix an round r and therefore only refer to the strings as **Garble**_C and **Garble**_C without reference to the round.

Consider an alternate construction of $\overline{\mathbf{Garble}}_{\mathcal{C}}$ that has the same distribution as the original construction of $\overline{\mathbf{Garble}}_{\mathcal{C}}(G)$ generated by the simulator, but is however obtained from an actual instance of $\mathbf{Garble}_{\mathcal{C}}$. Each gate in C has a garbled gate in $\mathbf{Garble}_{\mathcal{C}}$ which consists of 4 ciphertexts. Based on the input of both the System and the Monitor, we compute which wire is going to be evaluated using the input keys, and call such wires active. Note that labelling such wires active already requires knowing more than just the input of the System as well as the Monitor, but we remark that nevertheless the final garbled circuit we obtain at the end results in the same distribution as the only that is not given input.

With the knowledge of the input of all parties in the circuit, and by traversing the circuit from the input wires to the output wires, in the topological order, we modify the garbled gates one by one. More rigorously, if for a gate g, the left feed-in labels are L^0, L^1 and the right labels are R^0, R^1 and the output labels are S^0, S^1 , the garbled gate exactly is (a permutation of) the encryption of $\{\operatorname{Enc}_{L^{\alpha},R^{\beta}}(S^{G(\alpha,\beta)})\}_{\alpha,\beta\in\{0,1\}}$ For a gate g, let γ correspond exactly to the output value of the gate. This can be computed from knowing the input and computing the value of the circuit in a bottom-up manner. Therefore, S^{γ} would be the label that would be obtained on decrypting the garbled gate with the label that was marked "active". We replace all 4 encryptions with just one encryption,

$$\left\{\operatorname{Enc}_{L^{\alpha},R^{\beta}}\left(S^{G(\alpha,\beta)}\right)\right\}_{\alpha,\beta\in\{0,1\}}\rightarrow\left\{\operatorname{Enc}_{L^{\alpha},R^{\beta}}\left(S^{\gamma}\right)\right\}_{\alpha,\beta\in\{0,1\}}$$

Observe that in the $\overline{\mathbf{Garble}}_{\mathcal{C}}$ provided by the simulator, as well as the one obtained above, each gate contains only one label that is encrypted using four different keys obtained from labels of input wires. Further, this encrypted plain text is a string that is chosen uniformly at random. Therefore, this alternate construction should have an identical distribution to the garbled gates constructed

by our simulator, and therefore, we can refer to $\overline{Garble}_{\mathcal{C}}$ as the one obtained from the garbled gate above.

We now prove that $\operatorname{\mathbf{Garble}}_{\mathcal{C}} \stackrel{\circ}{=} \overline{\operatorname{\mathbf{Garble}}}_{\mathcal{C}}$ under Assumption 2 by providing a series of intermediate garbled gates, which we denote by $\operatorname{\mathbf{Garble}}_{\mathcal{C}}^{i}$ for $i \in [c]$, where in $\operatorname{\mathbf{Garble}}_{\mathcal{C}}^{i}$, the first *i* garbled gates are replaced with the "fake" garbled obtained as in $\overline{\operatorname{\mathbf{Garble}}}_{\mathcal{C}}$. Note that since all gates are replaced, $\operatorname{\mathbf{Garble}}_{\mathcal{C}}^{0}$ to also mean $\operatorname{\mathbf{Garble}}_{\mathcal{C}}$.

If it was not true that $\operatorname{Garble}_{\mathcal{C}} \stackrel{\circ}{=} \overline{\operatorname{Garble}}_{\mathcal{C}}$, then we know that there is some i such that it is also not true that $\operatorname{Garble}_{\mathcal{C}}^i \stackrel{\circ}{=} \operatorname{Garble}_{\mathcal{C}}^{i+1}$. This means if there is a distinguisher \mathcal{D} for $\operatorname{Garble}_{\mathcal{C}}$ and $\overline{\operatorname{Garble}}_{\mathcal{C}}$, then

$$|\Pr[\mathcal{D}(\mathbf{Garble}_{\mathcal{C}}) = 1] - \Pr[\mathcal{D}(\overline{\mathbf{Garble}}_{\mathcal{C}})] = 1| > 1/\mathsf{poly}(n)$$

therefore, the same \mathcal{D} such that for that *i*, we have

$$|\Pr[\mathcal{D}(\mathbf{Garble}_{\mathcal{C}}^i) = 1] - \Pr[\mathcal{D}(\mathbf{Garble}_{\mathcal{C}}^{i+1})] = 1| > 1/c \cdot \mathsf{poly}(n).$$

Using standard arguments, we can obtain a probabilistic polynomial time distinguisher using \mathcal{D} above that distinguishes **Garble**_C and **Garble**_C, to build a distinguisher that can distinguish the double encrypted texts. Further, the following lemma says that if Enc was secure under CPA, using Assumption 2, then Enc must also be secure under chosen double encryptions.

Lemma 2 ([LP09, Lemma 4]). Let (G, E, D) be a private-key encryption scheme that has indistinguishable encryptions under chosen plaintext attacks. Then (G, E, D) is secure under chosen double encryption.

Therefore, if there is a distinguisher for the $\operatorname{Garble}_{\mathcal{C}}^{i}$ and $\operatorname{Garble}_{\mathcal{C}}^{i+1}$, this contradicts the CPA security in Assumption 2.

Indistinguishability with and without using simulators for oblivious transfer. Consider the messages

$$K[1] = \left(\mathbf{Garble}_{\mathcal{C}}[1], \mathbf{Keys}[1], M_1^{\mathtt{OT}}, \dots, M_m^{\mathtt{OT}} \right).$$

If each M_i^{OT} in the above was replaced with the messages sent by a simulator for the same oblivious transfer protocol, written as M_i^{OT} , we argue that

$$(\mathbf{Garble}_{\mathcal{C}}[1], \mathbf{Keys}[1], M_1^{\mathtt{OT}} \dots, M_m^{\mathtt{OT}})$$

 $\stackrel{\circ}{\equiv} (\mathbf{Garble}_{\mathcal{C}}[1], \mathbf{Keys}[1], \bar{M}_1^{\mathtt{OT}} \dots, \bar{M}_m^{\mathtt{OT}})$

This is because of the indistinguishability of each M_i^{OT} from $\overline{M_i}^{\text{OT}}$. Further, we know that $\text{Garble}_{\mathcal{C}}[1] \stackrel{\circ}{=} \overline{\text{Garble}}_{\mathcal{C}}[1]$. Therefore, we have

$$(\mathbf{Garble}_{\mathcal{C}}[1], \mathbf{Keys}[C], \bar{M}_1^{\mathsf{OT}} \dots, \bar{M}_m^{\mathsf{OT}})$$

 $\stackrel{\circ}{\equiv} (\overline{\mathbf{Garble}}_{\mathcal{C}}[1], \overline{\mathbf{Keys}}[1], \bar{M}_1^{\mathsf{OT}} \dots, \bar{M}_m^{\mathsf{OT}})$

35

Since each **Keys**[1] corresponds to randomly chosen strings in both the protocol as well as the simulator, these parts are indistinguishable in both the real view and the simulated view, thus showing $K[1] \stackrel{\circ}{=} J[1]$.

We only remark that our argument for one fixed round routinely extends to multiple rounds.

Simulating the view of the System

Since there are no messages sent from the Monitor to the System, this simulation is only of the oblivious transfer protocols. We formally define the simulated view.

- 1. Using its internal random tape, similar to the protocol, the simulator generates the strings $w_i^0[r]$ and $w_i^1[r]$ for $i \in \{1, \ldots, c+m+s\}$ and assigns values for $u_i^0[r]$ and u_i^1 for $j \in \{1, \ldots, 2c\}$.
- 2. However, since the only messages sent in the protocol from the Monitor to the System are during Oblivious transfer. Since we assume OBLIVIOUS-TRANSFER protocol is secure under semi-honest adversaries, the simulator for our protocol runs as subroutine the simulator $S_{\text{System}}^{\text{OT}}(u_j^0[1], u_j^1[1])$ for the System, where the inputs of the System are $u_j^0[1], u_j^1[1]$.
- 3. After this step, the System in the protocol receives no messages from the System other than PROCEED or TERMINATE at the end of each round.

Indistinguishability of Simulator and view of System. The indistinguishability of the transcripts follows from the indistinguishability of the oblivious transfer protocol, since the only messages received from the Monitor are during the oblivious transfer protocol.

B Proof of correctness and security of Hidden Specification Protocol

Theorem 2. Assuming that the chosen encryption **Enc** is secure under the CPA model, the DDH assumption on group \mathbb{G} holds, and the oblivious transfer protocol is secure in the presence of semi-honest adversaries, Hidden Specification Protocol is a correct and secure monitoring protocol with specification hiding when both parties are semi-honest, and the number of rounds is a fixed polynomial in the security parameter.

To show that our protocol is secure, we construct two simulators in the ideal model that have distributions that are computationally indistinguishable from the real model.

Some intuition. To prove the above, for garbling, we use the same idea of building "fake" garbled gates where all four cipher texts in the garbled gates are obtained by encrypting the same key. However, to ensure the labels are still indistinguishable, we require the simulators generate labels that are indistinguishable. For

generating "fake" labels, we argue that selecting exponents uniformly at random for each gate to create labels during each round from the group is sufficient. To prove this, we use a technical lemma (Lemma 1) which allows us to prove indistinguishability.

A technical lemma. We first recall the direct corollary of a lemma from the work of Naor and Reingold that we use as an equivalent representation of the DDH assumption in our proofs. A similar corollary was used in the work of Liu, Wang, and Yu [LWY22] to prove the correctness of their protocols.

Lemma 1 ([NR04, Lemma 4.4]). Assuming that the DDH assumption holds in a cyclic group $\mathbb{G} = \langle g \rangle$ of prime order $q \in \Theta(2^k)$ for $n \in \text{poly}(\kappa)$, given nrandomly chosen elements from the group $g_1, g_2, \ldots, g_n \stackrel{\$}{\leftarrow} \mathbb{G}$ and n + 1 randomly chosen exponents $a, a_1, a_2, \ldots, a_n \stackrel{\$}{\leftarrow} \mathbb{Z}_q$, we have that $(g_1^a, g_2^a, \ldots, g_n^a)$ is computationally indistinguishable from an n-tuple $(g_1^{a_1}, g_2^{a_2}, \ldots, g_n^{a_n})$.

To prove correctness is straightforward from the protocol. The only time the protocol fails is when a garbled gate is decrypted with the pair of keys and this opens more than one pair of keys. But clearly, this happens with negligible probability.

Simulating the view of the Monitor

To prove that the protocol is secure, we show that there is a simulator S that produces the Monitor's view of the transcript that is indistinguishable from a real execution of the protocol, assuming the DDH.

Recall that formally, we need to show

$$\begin{split} \big\{\mathcal{S}_M^{\text{Ideal}}((\mathcal{C},\mu[1]),\sigma,1^n)\big\}_{(\mathcal{C},\mu[1]),\sigma} \stackrel{\text{c}}{=} \\ \big\{\texttt{view}_M^\pi((\mathcal{C},\mu[1]),\sigma,1^n)\big\}_{(\mathcal{C},\mu[1]),\sigma} \end{split}$$

Consider the following simulator. The messages sent by the protocol during the set-up phase are only by the Monitor, and later, the messages sent are only by the System. Thus the simulated view of the Monitor only includes the messages sent after the set-up phase. Instead of selecting two exponents per round of the protocol which exponentiates each wire, the simulator instead picks an exponent per gate, per round, and uses it to generate one label per gate. The simulator for garbling after proceeds similarly.

0. The Simulator chooses a uniform random tape for the Monitor; this defines the values $g_1, g_2 \ldots, g_O \in \mathbb{G}$ along with $t_i \in \mathbb{Z}_q$, which also gives values $L = [\ell_1, \ell_2, \ldots, \ell_I]$ where $\ell_i = g_{\pi(i)}^{t_i}$, and $\pi(i)$ is obtained from the circuit \mathcal{C} that the Monitor holds as input.

The simulator computes at round $r \ge 1$ the following messages as the messages sent by the System during the protocol.

1. For first round, r = 1, the simulator picks at random distinct values $\alpha_i[r] \xleftarrow{\$} \mathbb{Z}_q$ for each $i \in \{1, \ldots, O\}$.

For subsequent rounds, where r > 1, and for the output wires, the simulator instead selects exponents from previously selected values where $\alpha_i[r] \leftarrow \beta_i[r-1]$ for $i \in \{1, \ldots, m\}$.

- 2. For each round, the simulator further selects random values $\beta_i[r] \stackrel{\$}{\leftarrow} \mathbb{Z}_q$ for $i \in \{1, \ldots, m\}$.
- 3. The simulator defines values $w_j[r] = g_j^{\alpha_j[r]}$ for all $j \in \{1, \ldots, O\}$. For $j \in \{O+1, \ldots, O+m\}$, the simulator defines $w_j[r] = g_{j-O}^{\beta_j O[r]}$. For the flag feed-out wire ω_{O+m+1} , the simulator assigns a group element

For the flag feed-out wire ω_{O+m+1} , the simulator assigns a group element at random $w_{O+m+1}[r] \stackrel{\$}{\leftarrow} \mathbb{G}$. It also generates a random group element $w'_{O+m+1}[r]$ corresponds to the output bit b[r].

The simulator then labels the feed-in wires $u_i[r] = g_{\pi(i)}^{t_i \cdot \alpha_{\pi(i)}[r]}$, for each $i \in \{1, \ldots, I\}$, and also assigns values to $u'_i[r]$ uniformly at random from the group \mathbb{G} for each $i \in \{1, \ldots, I\}$.

4. Finally, the simulator computes the garbled gates for each gate $j \in \{1, \ldots, c\}$, i.e.,

$$\mathbf{encGG}_{j} = \mathbf{encYao} \begin{pmatrix} \left\lfloor u_{2j-1}[r], u'_{2j-1}[r] \right\rfloor, \\ \left\lfloor u_{2j}[r], u'_{2j}[r] \right\rfloor, \\ \left\lfloor w_{m+s+j}[r], w_{m+s+j}[r] \right\rfloor \end{pmatrix}$$

and uses $\operatorname{enc}\operatorname{GG}_j$ for all $j \in \{1, \ldots, c\}$ as the message from the System. The simulator sends the keys for the *s* input wires as $u_1[1], \ldots, u_s[1]$ as the keys corresponding to the input. The simulator also sends the values $w_{O+m+1}[r]$ and $w'_{O+m+1}[r]$ randomly generated value such that $w_{O+m+1}[r]$ corresponds to the output bit b[r].

5. For round r = 1, Since we assume OBLIVIOUSTRANSFER protocol is secure under semi-honest adversaries, there exists a simulator $\mathcal{S}_{Mon}^{OT}(u_j^{b_i}[1], b_i)$ for the protocol that uses only the strings $u_j^{b_i}[1]$ and bit b_i , where b_i corresponds to the *i*th bit in the Monitor state $\mu[1]$. The simulator uses this as a subroutine for each *i* in a sequential manner.

We proceed similarly to the earlier protocol and write notation for the view of the Monitor and the protocol.

Simulated view of the Monitor. The simulated view is

$$(\mathcal{C},\mu[1],\bar{r}_M,J[1],\ldots,J[\ell]),$$

where $\mathcal{C}, \mu[1]$ denote the input of the Monitor, \bar{r}_M is a random tape of the Monitor, and finally, J[r] is the messages simulated for round r. We let

 $J[1] = \left(\overline{\mathbf{Garble}}_{\mathcal{C}}[1], \overline{\mathbf{Keys}}[1], \bar{M}_1^{\mathtt{OT}} \dots, \bar{M}_m^{\mathtt{OT}}\right)$

and for round $r \ge 2$, we have

$$J[r] = \left(\overline{\mathbf{Garble}}_{\mathcal{C}}[k], \overline{\mathbf{Keys}}\right),$$

where the terms are described below.

- In round r, we denote by $\overline{\mathbf{Garble}}_{\mathcal{C}}[r]$, the garbled circuit generated by the simulator as in Step 4 above.
- For round r = 1, let $\overline{M}_i^{\text{OT}}$ represent the view obtained by using the simulator of the oblivious transfer protocol for the i^{th} oblivious transfer instance.
- We use $\overline{\mathbf{Keys}}[r]$ to refer to the labels of the input wires corresponding to the System's input along with the unique output wire in round r, that is,

$$\overline{\mathbf{Keys}}[r] = \left(\bar{w}_1[r], \dots, \bar{w}_s[r], \bar{w}_{O+m+1}^0[r], \bar{w}_{O+m+1}^1[r]\right).$$

We end by recalling that simulated view is $(\mathcal{C}, \mu[1], \bar{r}_M, J[1], \ldots, J[\ell])$. **Real view of the Monitor.** We say that view of the Monitor based on a correct execution of the protocol is $(\mathcal{C}, \mu[1], r_M, K[1], \ldots, K[\ell])$, where \mathcal{C} and $\mu[1]$ are the inputs, r_M the random tape K[i] denote the messages simulated for round i and therefore

$$K[1] = (\mathbf{Garble}_{\mathcal{C}}[1], \mathbf{Keys}[1], M_1^{\mathsf{OT}} \dots, M_m^{\mathsf{OT}})$$

where $\sigma_i[r]$ is the input of the system at round r and for round $r \ge 2$, we have

$$K[r] = (\mathbf{Garble}_{\mathcal{C}}[r], \mathbf{Keys}[r])$$

where we denote using $\operatorname{Garble}_{\mathcal{C}}[r]$, the garbled gates generated by the protocol in round r, and M_i^{OT} denotes the messages sent in a real execution of the oblivious transfer protocol, and $\operatorname{Keys}[r]$ to represent the labels of the keys

$$\left(w_1^{\sigma_1[r]}[r],\ldots,w_s^{\sigma_s[r]}[r],w_{O+m+1}^0[r],w_{O+m+1}^1[r]\right)$$

sent.

Indistinguishability of Simulator and view of Monitor. We show that the above simulated view is indistinguishable from the real view if the number of rounds is r = 1. Then we show that as along as r is a polynomial in the security parameter, and if the simulated view is indistinguishable for r rounds, then it is also indistinguishable for r + 1 rounds.

To show that the views are indistinguishable, we first need the following lemma which is an extension from the work of Liu, Wang, and Yu [LWY22, Lemma 3] which we extend to suit our case.

Lemma 3. For a group \mathbb{G} of order $q \in \Theta(2^n)$, and values $f, k \in \mathsf{poly}(n)$, for k elements g_1, \ldots, g_k chosen uniformly at random from \mathbb{G} , and exponents e_1, \ldots, e_{kf} and exponents d_1, \ldots, d_f chosen independently and uniformly at random from [q-1], the following are computationally indistinguishable under the DDH assumption (Assumption 1):

 $\begin{array}{l} (i) \ \left(\{g_i\}_{i\in\{1,\dots,k\}}, \left\{g_i^{d_1}\right\}_{i\in\{1,\dots,k\}}, \dots, \left\{g_i^{d_f}\right\}_{i\in\{1,\dots,k\}}\right) \\ (ii) \ \left(\{g_i\}_{i\in\{1,\dots,k\}}, \{g_i^{e_i}\}_{i\in\{1,\dots,kf\}}\right). \end{array}$

Proof. The distribution above is generated by selecting a *block* of k elements $\{g_i\}_{i \in \{1,...,k\}}$ from \mathbb{G} followed f many blocks where each block is created by either a single exponent per block or different exponents for each group element g_i .

We create hybrid distributions, where for some $j \leq f$, we resultant distribution is obtained by choosing the first j blocks as in distribution (ii) and the later blocks as in distribution (i). More formally, consider distributions \mathcal{H}_j for each $j \in \{1, \ldots, f\}$ defined as follows, where the first j groups of the initially chosen $\{g_i\}_k$ are exponentiated with randomly chosen exponents, whereas the other elements all have one exponent per block, that is, an exponent d_t is chosen the t^{th} block for $t \in \{j + 1, \ldots, f\}$ to get the tuple

$$\left(\left\{ g_i \right\}_{i \in \{1, \dots, k\}}, \left\{ g_i^{e_i} \right\}_{i \in \{1, \dots, jk\}}, \left\{ g_i^{d_{j+1}} \right\}_{i \in \{1, \dots, k\}}, \dots, \left\{ g_i^{d_f} \right\}_{i \in \{1, \dots, k\}} \right)$$

We recall that Lemma 1 states that the following are computationally indistinguishable

- (a) $((g_1 \ldots, g_k), (g_1^a, g_2^a, \ldots, g_k^a))$, where g_i s are drawn uniformly at random from \mathbb{G} and a is drawn uniformly at random from \mathbb{Z}_q
- (b) $((g_1 \dots, g_k), (g_1^{a_1}, g_2^{a_2}, \dots, g_k^{a_k}))$, where g_i s are drawn uniformly at random from \mathbb{G} and a_i s is drawn uniformly at random from \mathbb{Z}_q

We show that if distribution \mathcal{H}_j and \mathcal{H}_{j+1} are distinguishable, then we can obtain a distinguisher for the two distributions (a) and (b) in the restated version of Lemma 1.

Suppose there is a distinguisher between \mathcal{H}_j and \mathcal{H}_{j+1} . Given a set of k elements $((g_1 \dots, g_k), (h_1, h_2, \dots, h_k))$ we can distinguish weather this is obtained as an instance of (a) or (b) described above (contradicting Lemma 1) by selecting random exponents e_i for all $i \in \{1, \dots, jk\}$ and then selecting d_t for all $t \in \{j + 1, \dots, f\}$ and then sending the following as input to the distinguisher of \mathcal{H}_j and \mathcal{H}_{j+1} :

$$\begin{pmatrix} \{g_i\}_{i \in \{1,\dots,k\}}, \{g_i^{e_i}\}_{i \in \{1,(j-1)k\}}, \{h_i^{e_i}\}_{i \in \{(j-1)k+1,\dots,jk\}}, \\ & \left\{g_i^{d_{j+1}}\right\}_{i \in \{1,\dots,k\}}, \dots, \left\{g_i^{d_f}\right\}_{i \in \{1,\dots,k\}} \end{pmatrix}$$

Observe that the obtained distribution is identical to distribution \mathcal{H}_j if the elements $\{h_i\}_{i \in \{1,...,k\}}$ is from (a) and is identical to distribution \mathcal{H}_{i+1} if the elements were from (b).

Notice that labels for $\mathbf{Garble}_{\mathcal{C}}$ are obtained from the list G or L for feedout and feed-in wires respectively by exponentiating with two randomly chosen exponents. Whereas, only one label is required for creating the "fake" garbled gate $\mathbf{Garble}_{\mathcal{C}}$ and is obtained by selecting an exponent uniformly at random for each gate. The exponents chosen for each round is selected uniformly at random.

Observe that therefore, if there are r rounds, where r is a polynomial, then the distributions of the keys that can be decrypted for each gate is exactly of the form in Lemma 3 where f = r. Recall that we call a label active if that label of the wire corresponds to the output evaluated from that gate. Therefore, from Lemma 3, the distribution of the active labels from a real view are computationally indistinguishable from the simulated labels, since the distribution of active gates. This is because, the sequence of labels of the feed-out wires at round r: $\left\{w_j^{b_j}[r]\right\}_{j \in \{1,...,O\}}$, where bit b_j corresponds to the evaluation of the feed-out wire, across all rounds is identically distributed to (i), whereas the labels produced by the simulator across rounds is identically distributed to (ii).

The final output wires $w_{O+m+1}^0[1], w_{O+m+1}^1[1]$ are also chosen uniformly at random by the protocol as well as the simulator and hence indistinguishable from their counterparts generated by the simulator.

With the above Lemma 3, this indistinguishability argument extends to the set of all labels across all polynomially many rounds. The proof of the indistinguishability of the garbled gates follow similarly from the earlier proof of indistinguishability of the garbled gates for Protocol 1 as well as Yao's protocol, combined with the fact that the set of active lables is identically distributed to the labels generated by the simulator.

Using this identical distribution of labels as well as a series of intermediate "hybrid" garbled gates are created by replacing the garbled gates from the **Garble** with **Garble**, we can prove indistinguishability in a routine manner. The indistinguishability of the intermediate steps follow due to the encryption scheme Enc being secure under Assumption 2 along with Lemma 3. Which therefore ensures that transcripts created are also indistinguishable subject to Assumptions 1 and 2 (CPA, DDH).

Simulating the view of the System

We now show a simulator that can generate the System's view of transcripts that is computationally indistinguishable (under the DDH assumption) from an execution of the protocol. Observe that the only view of the System is the initial set-up phase after which it receives no more messages from the Monitor, other than the oblivious transfer protocol for round r = 1.

Consider the following simulator that generates the view for the System.

- 1. The simulator picks random group elements g_i for each feed-out wire $\omega_i \in O$ and sends the list $[g_1, g_2, \ldots, g_I]$ and also sends a list L of labels by selecting elements uniformly at random from the group \mathcal{G} to create $L = [\ell_1, \ell_2, \ldots, \ell_I]$, where $\ell_i \stackrel{\$}{\leftarrow} \mathbb{G}$.
- 2. Since we assume OBLIVIOUSTRANSFER protocol is secure under semi-honest adversaries, and in the hybrid model, the simulator runs as subroutine the simulator $S_{\text{System}}^{\text{OT}}(u_j^0[1], u_j^1[1])$ for the System, where the inputs of the System are $u_j^0[1], u_j^1[1]$ for the oblivious transfer protocol (for each $j \in \{1, \ldots, m\}$).

41

3. After this step, the simulator receives no messages from the System other than PROCEED or TERMINATE.

Since the simulator's only view consists of the messages sent during the setup phase followed by the oblivious transfer protocol in round 1, it is enough to show that the transcript until round 1 is indistinguishable. Further, since there are no messages sent by the Monitor after the set-up phase, we do not write the input of the program as a part of the view of the program. **Simulated view of the System**

- Let the messages sent during the setup-phase be denoted by $\bar{A}^{\text{Setup}} = (\bar{G}, \bar{L})$, where \bar{G} is O many randomly generated elements from the group, and \bar{L} is also 2*c*-many randomly generated elements from the group.
- Let \bar{P}_i^{OT} denote the simulation of an execution of the oblivious transfer protocol of the System where the two strings used as by the Monitor for the j^{th} input in the protocol OT are $u_j^0[1]$ and $u_j^1[1]$.

Therefore, the view output by the simulation is

$$\left(\bar{r}_P, \bar{A}^{\texttt{Setup}}, \bar{P}_1^{\texttt{OT}}, \dots, \bar{P}_m^{\texttt{OT}}\right)$$
.

Real view of the program

- Let the messages sent during the setup-phase be denoted by $A^{\text{Setup}} = (G, L)$, where $G = [g_1, \ldots, g_O]$ is O many randomly generated elements from the group, and $L = [\ell_1, \ldots, \ell_{2c}]$ where $\ell_i = g_{\pi(i)}^{t_i}$ and t_i is a random value in \mathbb{Z}_q .
- Let P_i^{OT} denote the messages sent by the Monitor to the System during a real execution of the oblivious transfer protocol where the two strings used as by the Monitor for the j^{th} input in the protocol OT are $u_i^0[1]$ and $u_i^1[1]$.

The real view obtained from an execution of a protocol is

$$(r_P, A^{\texttt{Setup}}, P_1^{\texttt{OT}}, \dots, P_m^{\texttt{OT}})$$
.

Indistinguishability of Simulator and view of System. Observe that both in the real execution and the simulated execution, the elements of G are just random O elements, and therefore, both G and \overline{G} are indistinguishable. For convenience we will use g_i to denote the i^{th} element of both G and \overline{G} . First, we show that \overline{L} , which consists of 2I random elements is indistinguishable from Lwhich consists of elements ℓ_i such that $\ell_i = g_{\pi(i)}^{t_i}$, where t_i is chosen uniformly at random, and so is the permutation π .

Lemma 4. The distribution of I random group elements is indistinguishable from the list $L = [\ell_1, \ell_2, \ldots, \ell_I]$ where $\ell_i = g_{\pi(i)}^{t_i}$, where $\pi : \{1, \ldots, I\} \rightarrow \{1, \ldots, O\}$, and g_1, g_2, \ldots, g_O are chosen uniformly at random from \mathbb{G}_q .

Proof. Consider the following O intermediate distributions to generate a list of length I, which results in lists L_1, L_2, \ldots, L_O . Let $L_0 = L$ obtained as described

in the statement of the lemma. We say list L_i is obtained from list L_{i-1} by replacing all instances of elements that are obtained as an exponent of g_i , that is $i = \pi(j)$ and $\ell_j = (g_i)^{t_j}$, then ℓ_j is replaced with an element selected uniformly at random from the group.

By definition L is identically distributed to L_0 and we know that L_O is identically distributed to \overline{L} . We will show that for any $i, L_i \stackrel{c}{\equiv} L_{i+1}$, to complete our proof of the above.

Suppose O(j) = i for $j = j_1, j_2, \ldots, j_k$. Since we obtain L_{i+1} by replacing since we are only replacing elements of the form $(g_i)^{t_{j_1}}, (g_i)^{t_{j_2}}, \ldots, (g_i)^{t_{j_k}}$ with kgroup elements chosen uniformly and independently at random $g^{a_1}, g^{a_2}, \ldots, g^{a_k}$ where g is a generator of the group. Since $g_i = g^c$ for some value c chosen uniformly at random, we have that the sequence $(g_i)^{t_{j_1}}, (g_i)^{t_{j_2}}, \ldots, (g_i)^{t_{j_k}} = (g^{t_{j_1}})^c, (g^{t_{j_2}})^c, \ldots, (g^{t_{j_k}})^c$. Therefore, it follows from Lemma 1 that under the DDH assumption (1) that these values are indistinguishable.

It is an easy extension of the above proof that the joint distribution (\bar{G}, \bar{L}) is indistinguishable from (G, L) Since $\bar{A}^{\texttt{Setup}} = (\bar{G}, \bar{L})$, and $A^{\texttt{Setup}} = (G, L)$ we have shown that $\bar{A}^{\texttt{Setup}} \stackrel{c}{=} A^{\texttt{Setup}}$

Since both the simulation of n oblivious transfers, and the distribution of the transcript of real executions of n OT protocols are indistinguishable, we can also further conclude that this joint distribution $(\bar{A}^{\text{Setup}}, \bar{P}_1^{\text{OT}}, \ldots, \bar{P}_m^{\text{OT}}) \stackrel{c}{=} (A^{\text{Setup}}, P_1^{\text{OT}}, \ldots, P_m^{\text{OT}})$. This shows that the view of System is indistinguishable from the simulated view.